Data Sheet
HY[B/E]18M1G320BF
1-Gbit DDR Mobile-RAM
2
Functional Description
The 1-Gbit x32 DDR Mobile-RAM is a high-speed CMOS, dynamic random-access memory containing 1,073,741,824 bits. It
is internally configured as a quad-bank DRAM.
READ and WRITE accesses to the DDR Mobile-RAM are burst oriented; accesses start at a selected location and continue for
a programmed number of locations in a programmed sequence. Accesses begin with the registration of an ACTIVE command,
followed by a READ or WRITE command. The address bits registered coincident with the ACTIVE command are used to select
the bank and row to be accessed (BA0, BA1 select the banks, A0 - A12 select the row). The address bits registered coincident
with the READ or WRITE command are used to select the starting column location for the burst access.
Prior to normal operation, the DDR Mobile-RAM must be initialized. The following sections provide detailed information
covering device initialization, register definition, command description and device operation.
2.1
Power On and Initialization
The DDR Mobile-RAM must be powered up and initialized in a predefined manner (see Figure 3). Operational procedures
other than those specified may result in undefined operation.
FIGURE 3
Power-Up Sequence and Mode Register Sets
6$$
6$$1
ꢃꢀꢀS
T#+
T20
T2&#
T2&#
T-2$
T-2$
#+
#+
#+%
#OMMAND
!DDRESS
!ꢂꢀ
./0
02%
!2&
!2&
-23
#ODE
#ODE
-23
#ODE
#ODE
!#4
2!
!LL
2!
"ANKS
"!ꢀꢄ"!ꢂ
"!
"!ꢀꢁ,
"!ꢂꢁ,
"!ꢀꢁ,
"!ꢂꢁ(
$-
ꢅ(IGHꢆ:ꢇ
$1ꢄ $13
Rev.1.00, 2007-03
8
02022006-J7N7-GYFP
QIMONDA [ QIMONDA AG ]
