8
'
46
ꢌ
ꢌ
ꢌ
4ꢌ
'
ꢃꢌ
8
8
6ꢌ
'
4ꢅ
'
0ꢌ
'
4
4ꢅ
ꢁꢌ
64
ꢌ
4
ꢌ
'
ꢌ
'
4ꢉ
4ꢊ
ꢌ
4ꢌ
4ꢌ
4ꢌ
'
ꢈꢌ
'
ꢅꢌ
'
ꢀꢌ
'
4ꢅ
4ꢅ
4ꢅ
4ꢅ
ꢆꢌ
64
ꢌ
ꢌ
1
/
'
&ꢌ
46
ꢌ
ꢌ
ꢌ
4ꢌ
'
4ꢂ
ꢌ
/
'
ꢌ
/
'
6ꢌ
'
0
4
4
ꢇꢌ
64
ꢌ
4
ꢌ
'
ꢌ
'
4ꢅ
4ꢀ
ꢌ
4ꢌ
4ꢌ
4ꢌ
'
4ꢃ
ꢌ
'
4ꢆ
ꢌ
'
ꢈꢌ
'
4
4
ꢁꢌ
64
ꢌ
4
ꢌ
9
66
'
&
&
&
/ꢌ
.ꢌ
.ꢌ
6ꢌ
'
/ꢌ
ꢌ
ꢌ
&
(ꢌ
:
(ꢌ
ꢅꢌ
ꢅꢌ
5
6ꢌ
6ꢌ
2'
.
$
$
$
7ꢌ
1
ꢌ
%
ꢀꢌ
%
$
&
&
$
ꢅꢀ
$
ꢄ
$
3ꢌ
$
$
ꢈꢌ
ꢂꢌ
ꢅꢌ
&ꢌ
$
$
$
ꢀꢌ
ꢃꢌ
ꢊꢌ
ꢌ
ꢆꢌ
ꢇꢌ
$
$
ꢁꢌ
ꢉꢌ
$
ꢌ
$
$
ꢅ
ꢌ
$
ꢅꢈ
ꢌ
1
ꢌ
1
1&ꢌ
&
ꢌ
03
3
7
ꢀ
ꢅ
ꢈꢀꢌ
Internet Data Sheet
HYB18TC256[80/16]0BF
256-Mbit Double-Data-Rate-Two SDRAM
FIGURE 2
Ball Configuration for ×16 components, PG-TFBGA-84 (top view)
ꢅꢌ
ꢈꢌ
ꢆꢌ
ꢃꢌ
ꢁꢌ
$ꢌ
%ꢌ
&ꢌ
'ꢌ
(ꢌ
)ꢌ
*ꢌ
+ꢌ
-ꢌ
ꢂꢌ
ꢇꢌ
ꢊꢌ
ꢉꢌ
6''
.#
666
666
6''
4ꢌ
66
666
6''
6''
6''
4ꢌ
6''
66
666
4
6''
666
666
6''
4ꢌ
66
666
6''
6''
6''
4ꢌ
6''
66
666
6'
65(
)ꢌ
666
6''
.ꢌ
/ꢌ
6''
0ꢌ
1ꢌ
3ꢌ
5ꢌ
666
666
6''
Notes
1. UDQS/UDQS is data strobe for DQ[15:8], LDQS/LDQS is data strobe for DQ[7:0]
2. LDM is the data mask signal for DQ[7:0], UDM is the data mask signal for DQ[15:8]
3. VDDL and VSSDL are power and ground for the DLL. VDDL is connected to VDD on the device. VDD, VDDQ, VSSDL, VSS, and VSSQ
are isolated on the device.
Rev. 1.3, 2007-05
13
07182006-DD60-22E6
QIMONDA [ QIMONDA AG ]
