Internet Data Sheet
HYB18TC1G[80/16]0BF
1-Gbit Double-Data-Rate-Two SDRAM
FIGURE 2
Chip Configuration for x16 Components in PG–TFBGA–84 (Top view)
9''
1&
966
9664
9''4
$
%
&
'
(
)
8'46
9664
9664
'4ꢁꢃ
8'0
8'46
'4ꢁꢈ
9''4
9''4
9''4
9''4
'4ꢉ
'4ꢊ
9664
9664
'4ꢁꢇ
'4ꢁꢁ
'4ꢁꢀ
'4ꢁꢅ
9''
966
9664
9''4
1&
/'46
9664
9664
'4ꢂ
/'0
/'46
'4ꢆ
9''4
9''4
9''4
9''4
*
+
-
'4ꢁ
'4ꢀ
9664
9664
'4ꢃ
'4ꢅ
'4ꢇ
966'/
5$6
&$6
$ꢇ
'4ꢈ
9''/
95()
966
9''
&.
&.
&6
$ꢀ
$ꢃ
$ꢊ
1&
.
/
&.(
%$ꢀ
$ꢁꢀꢄ$3
$ꢅ
:(
%$ꢁ
$ꢁ
2'7
%$ꢇ
9''
0
1
3
5
966
$ꢈ
$ꢂ
966
$ꢆ
$ꢉ
$ꢁꢁ
9''
$ꢁꢇ
1&
1&
03%7ꢀꢆꢃꢀ
Rev. 1.21, 2007-07
02282007-F8UP-4HSU
14