欢迎访问ic37.com |
会员登录 免费注册
发布采购

HYB18T512400B2FL-25F 参数 Datasheet PDF下载

HYB18T512400B2FL-25F图片预览
型号: HYB18T512400B2FL-25F
PDF下载: 下载PDF文件 查看货源
内容描述: [DDR DRAM, 128MX4, 0.4ns, CMOS, PBGA60, GREEN, PLASTIC, TFBGA-60]
分类和应用: 时钟动态存储器双倍数据速率内存集成电路
文件页数/大小: 66 页 / 3789 K
品牌: QIMONDA [ QIMONDA AG ]
 浏览型号HYB18T512400B2FL-25F的Datasheet PDF文件第5页浏览型号HYB18T512400B2FL-25F的Datasheet PDF文件第6页浏览型号HYB18T512400B2FL-25F的Datasheet PDF文件第7页浏览型号HYB18T512400B2FL-25F的Datasheet PDF文件第8页浏览型号HYB18T512400B2FL-25F的Datasheet PDF文件第10页浏览型号HYB18T512400B2FL-25F的Datasheet PDF文件第11页浏览型号HYB18T512400B2FL-25F的Datasheet PDF文件第12页浏览型号HYB18T512400B2FL-25F的Datasheet PDF文件第13页  
Internet Data Sheet  
HY[B/I]18T512[40/80/16]0B2[C/F](L)  
512-Mbit Double-Data-Rate-Two SDRAM  
2
Configuration  
This chapter contains the chip configuration.  
2.1  
Configuration for TFBGA-60  
The chip configuration of a DDR2 SDRAM is listed by function in Table 4. The abbreviations used in the Ball# columns are  
explained in Table 5 and Table 6 respectively. The ball numbering for the FBGA package is depicted in figures.  
TABLE 4  
Configuration  
Ball#  
Name  
Ball  
Type  
Buffer  
Type  
Function  
Clock Signals ×4 /×8 Organizations  
E8  
F8  
F2  
CK  
I
I
I
SSTL  
SSTL  
SSTL  
Clock Signal CK, CK  
Clock Enable  
CK  
CKE  
Control Signals ×4 /×8 Organizations  
F7  
G7  
F3  
G8  
RAS  
CAS  
WE  
I
I
I
I
SSTL  
SSTL  
SSTL  
SSTL  
Row Address Strobe (RAS), Column Address Strobe (CAS),  
Write Enable (WE)  
CS  
Chip Select  
Address Signals×4 /×8 Organizations  
G2  
G3  
H8  
H3  
H7  
J2  
BA0  
BA1  
A0  
I
I
I
I
I
I
I
I
I
I
I
I
I
I
I
I
I
SSTL  
SSTL  
SSTL  
SSTL  
SSTL  
SSTL  
SSTL  
SSTL  
SSTL  
SSTL  
SSTL  
SSTL  
SSTL  
SSTL  
SSTL  
SSTL  
SSTL  
Bank Address Bus 1:0  
Address Signal 13:0, Address Signal 10/Autoprecharge  
A1  
A2  
A3  
J8  
A4  
J3  
A5  
J7  
A6  
K2  
K8  
K3  
H2  
A7  
A8  
A9  
A10  
AP  
A11  
A12  
A13  
K7  
L2  
L8  
Rev. 1.40, 2008-03  
9
10062006-YPTZ-CDR7