Internet Data Sheet
HY[B/I]18T512[40/80/16]0B2[C/F](L)
512-Mbit Double-Data-Rate-Two SDRAM
3
Functional Description
This chapter contains the functional description.
3.1
Mode Register Set (MRS)
The mode register stores the data for controlling the various operating modes of DDR2 SDRAM.
%$ꢆ %$ꢃ %$ꢀ $ꢃꢅ $ꢃꢆ $ꢃꢃ $ꢃꢀ $ꢈ
$ꢊ
$ꢂ
70
$ꢁ
$ꢇ
&/
$ꢉ
$ꢅ
%7
$ꢆ
$ꢃ
%/
$ꢀ
:5
Z
'//
ꢀ
ꢀ
ꢀ
ꢀ
3'
Z
UHJꢌꢋDGGU
Z
Z
Z
Z
Z
03%7ꢀꢉꢃꢀ
TABLE 11
Mode Register Definition, BA2:0 = 000B
Field
Bits
Type1)
Description
BA2
16
reg. addr.
Bank Address 2
Note: BA2 not available on 256 Mbit and 512 Mbit components
0B BA2 Bank Address
Bank Address 1
BA1
BA0
A13
15
14
13
0B
BA1 Bank Address
Bank Address 0
0B
BA0 Bank Address
Address Bus
Note: A13 is not available for 256 Mbit and x16 512 Mbit configuration
0B
A13 Address bit 13
PD
12
w
w
Active Power-Down Mode Select
0B
1B
PD Fast exit
PD Slow exit
WR
[11:9]
Write Recovery2)
Note: All other bit combinations are illegal.
001B WR 2
010B WR 3
011B WR 4
100B WR 5
101B WR 6
DLL
8
w
DLL Reset
0B
1B
DLL No
DLL Yes
Rev. 1.40, 2008-03
20
10062006-YPTZ-CDR7
QIMONDA [ QIMONDA AG ]
