欢迎访问ic37.com |
会员登录 免费注册
发布采购

HYB18T1G160AF-5 参数 Datasheet PDF下载

HYB18T1G160AF-5图片预览
型号: HYB18T1G160AF-5
PDF下载: 下载PDF文件 查看货源
内容描述: [DDR DRAM, 64MX16, 0.6ns, CMOS, PBGA92, ROHS COMPLIANT, PLASTIC, TFBGA-92]
分类和应用: 时钟动态存储器双倍数据速率内存集成电路
文件页数/大小: 53 页 / 2560 K
品牌: QIMONDA [ QIMONDA AG ]
 浏览型号HYB18T1G160AF-5的Datasheet PDF文件第17页浏览型号HYB18T1G160AF-5的Datasheet PDF文件第18页浏览型号HYB18T1G160AF-5的Datasheet PDF文件第19页浏览型号HYB18T1G160AF-5的Datasheet PDF文件第20页浏览型号HYB18T1G160AF-5的Datasheet PDF文件第22页浏览型号HYB18T1G160AF-5的Datasheet PDF文件第23页浏览型号HYB18T1G160AF-5的Datasheet PDF文件第24页浏览型号HYB18T1G160AF-5的Datasheet PDF文件第25页  
HYB18T1G[40/80/16]0AF(L)–[3S/3.7/5]  
1-Gbit DDR2 SDRAM  
Functional Description  
Table 13  
Burst Length and Sequence  
Burst Length  
Starting Address  
(A2 A1 A0)  
Sequential Addressing  
(decimal)  
Interleave Addressing  
(decimal)  
4
x 0 0  
x 0 1  
x 1 0  
x 1 1  
0 0 0  
0 0 1  
0 1 0  
0 1 1  
1 0 0  
1 0 1  
1 1 0  
1 1 1  
0, 1, 2, 3  
0, 1, 2, 3  
1, 2, 3, 0  
1, 0, 3, 2  
2, 3, 0, 1  
2, 3, 0, 1  
3, 0, 1, 2  
3, 2, 1, 0  
8
0, 1, 2, 3, 4, 5, 6, 7  
1, 2, 3, 0, 5, 6, 7, 4  
2, 3, 0, 1, 6, 7, 4, 5  
3, 0, 1, 2, 7, 4, 5, 6  
4, 5, 6, 7, 0, 1, 2, 3  
5, 6, 7, 4, 1, 2, 3, 0  
6, 7, 4, 5, 2, 3, 0, 1  
7, 4, 5, 6, 3, 0, 1, 2  
0, 1, 2, 3, 4, 5, 6, 7  
1, 0, 3, 2, 5, 4, 7, 6  
2, 3, 0, 1, 6, 7, 4, 5  
3, 2, 1, 0, 7, 6, 5, 4  
4, 5, 6, 7, 0, 1, 2, 3  
5, 4, 7, 6, 1, 0, 3, 2  
6, 7, 4, 5, 2, 3, 0, 1  
7, 6, 5, 4, 3, 2, 1, 0  
Notes  
KByte; Page Length = 1024  
64 Mb x 16 organization (CA[9:0]); Page Size = 2  
KByte; Page Length = 1024  
2. Order of burst access for sequential addressing is  
“nibble-based” and therefore different from SDR or  
DDR components  
1. Page Size and Length is a function of I/O  
organization:  
256 Mb x 4 organization (CA[9:0], CA11); Page  
Size = 1 KByte; Page Length = 2048  
128 Mb x 8 organization (CA[9:0]); Page Size = 1  
Internet Data Sheet  
21  
Rev. 1.31, 2007-01  
03292006-1X3H-6X8S  
 复制成功!