欢迎访问ic37.com |
会员登录 免费注册
发布采购

HYB18T1G800AFL-3.7 参数 Datasheet PDF下载

HYB18T1G800AFL-3.7图片预览
型号: HYB18T1G800AFL-3.7
PDF下载: 下载PDF文件 查看货源
内容描述: [DDR DRAM, 128MX8, 0.5ns, CMOS, PBGA68, ROHS COMPLIANT, PLASTIC, TFBGA-68]
分类和应用: 动态存储器双倍数据速率内存集成电路
文件页数/大小: 53 页 / 2560 K
品牌: QIMONDA [ QIMONDA AG ]
 浏览型号HYB18T1G800AFL-3.7的Datasheet PDF文件第42页浏览型号HYB18T1G800AFL-3.7的Datasheet PDF文件第43页浏览型号HYB18T1G800AFL-3.7的Datasheet PDF文件第44页浏览型号HYB18T1G800AFL-3.7的Datasheet PDF文件第45页浏览型号HYB18T1G800AFL-3.7的Datasheet PDF文件第47页浏览型号HYB18T1G800AFL-3.7的Datasheet PDF文件第48页浏览型号HYB18T1G800AFL-3.7的Datasheet PDF文件第49页浏览型号HYB18T1G800AFL-3.7的Datasheet PDF文件第50页  
HYB18T1G[40/80/16]0AF(L)–[3S/3.7/5]  
1-Gbit DDR2 SDRAM  
Timing Characteristics  
7.3  
ODT AC Electrical Characteristics  
Table 39  
ODT AC Characteristics and Operating Conditions for DDR2-667  
Symbol Parameter / Condition  
Values  
Min.  
2
Unit  
Note  
Max.  
tAOND  
tAON  
ODT turn-on delay  
2
tCK  
ns  
ns  
tCK  
ns  
1)  
ODT turn-on  
tAC.MIN  
t
AC.MAX + 0.7 ns  
AC.MAX + 1 ns  
tAONPD  
tAOFD  
tAOF  
ODT turn-on (Power-Down Modes)  
ODT turn-off delay  
t
AC.MIN + 2 ns 2 tCK +  
t
2.5  
2.5  
2)  
ODT turn-off  
tAC.MIN  
tAC.MAX + 0.6 ns  
tAOFPD  
tANPD  
tAXPD  
ODT turn-off (Power-Down Modes)  
tAC.MIN + 2 ns 2.5 tCK + tAC.MAX + 1 ns ns  
ODT to Power Down Mode Entry Latency 3  
ODT Power Down Exit Latency  
tCK  
tCK  
8
1) ODT turn on time min. is when the device leaves high impedance and ODT resistance begins to turn on. ODT turn on time  
max is when the ODT resistance is fully on. Both are measure from tAOND  
2) ODT turn off time min. is when the device starts to turn off ODT resistance. ODT turn off time max is when the bus is in high  
impedance. Both are measured from tAOFD  
.
.
Table 40  
ODT AC Electrical Characteristics and Operating Conditions for DDR2-533 and DDR2-400  
Symbol Parameter / Condition  
Values  
Min.  
2
Unit  
Note  
Max.  
tAOND  
tAON  
ODT turn-on delay  
2
tCK  
ns  
ns  
tCK  
ns  
1)  
ODT turn-on  
tAC.MIN  
t
AC.MAX + 1 ns  
AC.MAX + 1 ns  
tAONPD  
tAOFD  
tAOF  
ODT turn-on (Power-Down Modes)  
ODT turn-off delay  
t
AC.MIN + 2 ns 2 tCK +  
t
2.5  
2.5  
2)  
ODT turn-off  
tAC.MIN  
tAC.MAX + 0.6 ns  
tAOFPD  
tANPD  
tAXPD  
ODT turn-off (Power-Down Modes)  
tAC.MIN + 2 ns 2.5 tCK + tAC.MAX + 1 ns ns  
ODT to Power Down Mode Entry Latency 3  
ODT Power Down Exit Latency  
tCK  
tCK  
8
1) ODT turn on time min. is when the device leaves high impedance and ODT resistance begins to turn on. ODT turn on time  
max is when the ODT resistance is fully on. Both are measure from tAOND  
2) ODT turn off time min. is when the device starts to turn off ODT resistance. ODT turn off time max is when the bus is in high  
.
impedance. Both are measured from tAOFD  
.
Internet Data Sheet  
46  
Rev. 1.31, 2007-01  
03292006-1X3H-6X8S  
 复制成功!