Internet Data Sheet
HYB18H512321BF
512-Mbit GDDR3
HYB18H512321BF–11/12/14
HYB18H512321BF–08/10
Revision History: 2007-12, Rev. 1.3
Page
33
Subjects (major changes since last revision)
Table 20, tWR for Speed bins -8 and -10 changed from 14 to 13
34
Table 20, tXSNR (Self refresh exit followed by non-Read command) added
Previous Revision: Rev. 1.2, 2007-11
All
32
Boundary Scan deleted
Table 20 fCK(min) for CL 10 to 7 changed from 400 to 350 MHz and note 1, 2 updated.
Previous Revision: Rev. 1.1, 2007-09
32
Table 20 max. CL changed from 16 to 13
Previous Revision: Rev. 1.0, 2007-05
32
Table 20 - Timing Parameters for -8 updated
We Listen to Your Comments
Any information within this document that you feel is wrong, unclear or missing at all?
Your feedback will help us to continuously improve the quality of this document.
Please send your proposal (including a reference to this document) to:
techdoc@qimonda.com
qag_techdoc_rev411 / 3.31 QAG / 2007-01-22
05292007-WAU2-UU95
2