欢迎访问ic37.com |
会员登录 免费注册
发布采购

INT200PFI2 参数 Datasheet PDF下载

INT200PFI2图片预览
型号: INT200PFI2
PDF下载: 下载PDF文件 查看货源
内容描述: 低侧驱动器和高侧控制与同步传导锁定 [Low-side Drive and High-side Control with Simultaneous Conduction Lockout]
分类和应用: 驱动器
文件页数/大小: 12 页 / 99 K
品牌: POWERINT [ Power Integrations ]
 浏览型号INT200PFI2的Datasheet PDF文件第1页浏览型号INT200PFI2的Datasheet PDF文件第2页浏览型号INT200PFI2的Datasheet PDF文件第3页浏览型号INT200PFI2的Datasheet PDF文件第5页浏览型号INT200PFI2的Datasheet PDF文件第6页浏览型号INT200PFI2的Datasheet PDF文件第7页浏览型号INT200PFI2的Datasheet PDF文件第8页浏览型号INT200PFI2的Datasheet PDF文件第9页  
INT200  
General Circuit Operation  
One phase of a three-phase brushless  
DCmotordrivecircuitisshowninFigure  
4 to illustrate an application of the  
INT200/201. The LS IN signal directly  
controlsMOSFETQ1. TheHS INsignal  
causes the INT200 to command the  
INT201toturnMOSFETQ2onoroffas  
required. The INT200 will ignore input  
signals that would command both Q1  
and Q2 to conduct simultaneously,  
protecting against shorting the HV+ bus  
to HV-.  
should be VDD, logic signals, and then  
HV+. VDD should be supplied from a  
low impedance voltage source.  
Maximum frequency of operation is  
limitedbypowerdissipationduetohigh-  
voltage switching, gate charge, and bias  
power. Figure 5 indicates the maximum  
switching frequency as a function of  
inputvoltageandgatecharge. Forhigher  
ambient temperatures, the switching  
frequency should be derated linearly.  
The length of time that the high-side can  
remain on is limited by the size of the  
bootstrap capacitor. Applications with  
extremely long high-side on times  
require special techniques discussed in  
AN-10.  
400  
400  
PDIP  
SOIC  
V
V
V
= 200 V  
= 300 V  
= 400 V  
V
V
V
= 200 V  
= 300 V  
= 400 V  
IN  
IN  
IN  
IN  
IN  
IN  
Local bypassing for the low-side driver  
isprovidedbyC1. Bootstrapbiasforthe  
high-side driver is provided by D1 and  
C2. Slew rate and effects of parasitic  
oscillations in the load waveforms are  
controlled by resistors R1 and R2.  
300  
200  
100  
0
300  
200  
100  
0
Theinputsaredesignedtobecompatible  
with 5 V CMOS logic levels and should  
notbeconnectedtoVDD. NormalCMOS  
power supply sequencing should be  
observed. Theorderofsignalapplication  
0
100  
Gate Charge (nC)  
200  
0
100  
Gate Charge (nC)  
200  
Figure 5. Switching Frequency versus Gate Charge for a) PDIP and b) SOIC.  
HV+  
8
7
6
5
FLUORESCENT  
LAMP  
INT201  
1
8
2
3
4
V
DD  
7
6
5
4
INT200  
HV-  
1
2
3
OSCILLATOR  
PI-1462-042695  
Figure 6. Using the INT200 and INT201 to Drive a Fluorescent Lamp.  
F
1/96  
4