欢迎访问ic37.com |
会员登录 免费注册
发布采购

PM8621 参数 Datasheet PDF下载

PM8621图片预览
型号: PM8621
PDF下载: 下载PDF文件 查看货源
内容描述: NSE- 8G⑩标准产品数据表初步 [NSE-8G⑩ Standard Product Data Sheet Preliminary]
分类和应用:
文件页数/大小: 184 页 / 957 K
品牌: PMC [ PMC-SIERRA, INC ]
 浏览型号PM8621的Datasheet PDF文件第37页浏览型号PM8621的Datasheet PDF文件第38页浏览型号PM8621的Datasheet PDF文件第39页浏览型号PM8621的Datasheet PDF文件第40页浏览型号PM8621的Datasheet PDF文件第42页浏览型号PM8621的Datasheet PDF文件第43页浏览型号PM8621的Datasheet PDF文件第44页浏览型号PM8621的Datasheet PDF文件第45页  
NSE-8G™ Standard Product Data Sheet  
Preliminary  
9
Functional Description  
9.1  
LVDS Overview  
The LVDS family of cells allow the implementation of 777.6 Mbit/s LVDS links. A reference  
clock of 77.76 MHz is required.  
A generic LVDS link according to IEEE 1596.3-1996 is illustrated in Figure 7 below. The  
transmitter drives a differential signal through a pair of 50 characteristic interconnects, such as  
board traces, backplane traces, or short lengths of cable. The receiver presents a 100 Ω  
differential termination impedance to terminate the lines. Included in the standard is sufficient  
common-mode range for the receiver to accommodate as much as 925 mV of common-mode  
ground difference.  
Figure 8 Generic LVDS Link Block Diagram  
Transmitter  
Interconnect  
Receiver  
Zo=50  
V
op  
on  
V
ip  
in  
100Ω  
V
V
Zo=50Ω  
Complete SERDES transceiver functionality is provided. Ten-bit parallel data is sampled by the  
line rate divided-by-10 clock (77.76 MHz SYSCLK) and then serialized at the line rate on the  
LVDS output pins by a 777.6 MHz clock synthesized from SYSCLK. Serial line rate LVDS data  
is sampled and de-serialized to 10-bit parallel data. Parallel output transfers are synchronized to a  
gated line rate divided-by-10 clock. The 10-bit data is passed to an 8B/10B decoding block. The  
gating duty cycle is adjusted such that the throughput of the parallel interface equals the receive  
input data rate (Line Rate +/- 100 ppm). It is expected that the clock source of the transmitter is  
the same as the clock source of the receiver to ensure the data throughput at both ends of the link  
are identical.  
Data is guaranteed to contain sufficient transition density to allow reliable operation of the data  
recovery units by 8B/10B block coding and decoding provided by the T8TE and R8TD blocks.  
Proprietary and Confidential to PMC-Sierra, Inc., and for its Customers’ Internal Use  
Document ID: PMC-2010850, Issue 1  
40  
 复制成功!