欢迎访问ic37.com |
会员登录 免费注册
发布采购

PM7380-PI 参数 Datasheet PDF下载

PM7380-PI图片预览
型号: PM7380-PI
PDF下载: 下载PDF文件 查看货源
内容描述: 帧引擎和数据链路管理32P672 [FRAME ENGINE AND DATA LINK MANAGER 32P672]
分类和应用:
文件页数/大小: 332 页 / 2479 K
品牌: PMC [ PMC-SIERRA, INC ]
 浏览型号PM7380-PI的Datasheet PDF文件第1页浏览型号PM7380-PI的Datasheet PDF文件第2页浏览型号PM7380-PI的Datasheet PDF文件第4页浏览型号PM7380-PI的Datasheet PDF文件第5页浏览型号PM7380-PI的Datasheet PDF文件第6页浏览型号PM7380-PI的Datasheet PDF文件第7页浏览型号PM7380-PI的Datasheet PDF文件第8页浏览型号PM7380-PI的Datasheet PDF文件第9页  
RELEASED  
PM7380 FREEDM-32P672  
DATA SHEET  
PMC-1990262  
ISSUE 5  
FRAME ENGINE AND DATA LINK MANAGER 32P672  
CONTENTS  
1
2
3
4
5
6
7
8
9
FEATURES...............................................................................................1  
APPLICATIONS........................................................................................4  
REFERENCES .........................................................................................5  
APPLICATION EXAMPLES......................................................................6  
BLOCK DIAGRAM....................................................................................8  
DESCRIPTION .........................................................................................9  
PIN DIAGRAM........................................................................................12  
PIN DESCRIPTION ................................................................................13  
FUNCTIONAL DESCRIPTION ...............................................................38  
9.1  
HIGH SPEED MULTI-VENDOR INTEGRATION PROTOCOL  
(H-MVIP)......................................................................................38  
9.2  
9.3  
HIGH-LEVEL DATA LINK CONTROL (HDLC) PROTOCOL.........38  
RECEIVE CHANNEL ASSIGNER................................................39  
9.3.1  
9.3.2  
9.3.3  
9.3.4  
9.3.5  
LINE INTERFACE TRANSLATOR (LIT) ........................41  
LINE INTERFACE..........................................................42  
PRIORITY ENCODER...................................................42  
CHANNEL ASSIGNER ..................................................42  
LOOPBACK CONTROLLER .........................................43  
9.4  
9.5  
RECEIVE HDLC PROCESSOR / PARTIAL PACKET BUFFER...43  
9.4.1  
9.4.2  
HDLC PROCESSOR.....................................................44  
PARTIAL PACKET BUFFER PROCESSOR..................44  
RECEIVE DMA CONTROLLER...................................................46  
9.5.1 DATA STRUCTURES ....................................................46  
PROPRIETARY AND CONFIDENTIAL TO PMC-SIERRA,INC., AND FOR ITS CUSTOMERS’ INTERNAL USE  
ii  
 复制成功!