欢迎访问ic37.com |
会员登录 免费注册
发布采购

PM7380-PI 参数 Datasheet PDF下载

PM7380-PI图片预览
型号: PM7380-PI
PDF下载: 下载PDF文件 查看货源
内容描述: 帧引擎和数据链路管理32P672 [FRAME ENGINE AND DATA LINK MANAGER 32P672]
分类和应用:
文件页数/大小: 332 页 / 2479 K
品牌: PMC [ PMC-SIERRA, INC ]
 浏览型号PM7380-PI的Datasheet PDF文件第228页浏览型号PM7380-PI的Datasheet PDF文件第229页浏览型号PM7380-PI的Datasheet PDF文件第230页浏览型号PM7380-PI的Datasheet PDF文件第231页浏览型号PM7380-PI的Datasheet PDF文件第233页浏览型号PM7380-PI的Datasheet PDF文件第234页浏览型号PM7380-PI的Datasheet PDF文件第235页浏览型号PM7380-PI的Datasheet PDF文件第236页  
RELEASED  
PM7380 FREEDM-32P672  
DATA SHEET  
PMC-1990262  
ISSUE 5  
FRAME ENGINE AND DATA LINK MANAGER 32P672  
TRANS:  
The indirect transmission start bit (TRANS), in concert with the LEVEL[3:0]  
bits, configure the various channel FIFO free space levels which trigger the  
HDLC processor to start transmission of a HDLC packet as well as trigger the  
partial packet buffer to make DMA request for data as shown in the following  
table. The transmission start mode to be written to the channel provision  
RAM, in an indirect write operation, must be set up in this register before  
triggering the write. TRANS reflects the value written until the completion of a  
subsequent indirect channel read operation.  
The HDLC processor starts transmitting a packet when the channel FIFO free  
space is less than or equal to the level specified in the appropriate Start  
Transmission Level column of the following table or when an end of a packet  
is stored in the channel FIFO. When the channel FIFO free space is greater  
than or equal to the level specified in the Starving Trigger Level column of the  
following table and the HDLC processor is transmitting a packet and an end  
of a packet is not stored in the channel FIFO, the partial packet buffer makes  
expedite requests to the TMAC672 to retrieve XFER[3:0] + 1 blocks of data.  
To prevent lockup, the channel transfer size (XFER[3:0]) can be configured to  
be less than or equal to the start transmission level set by LEVEL[3:0] and  
TRANS. Alternatively, the channel transfer size can be set, such that, the  
total number of blocks in the logical channel FIFO minus the start  
transmission level is an integer multiple of the channel transfer size. The  
starving trigger level must always be set to a number of blocks greater than or  
equal to the channel transfer size.  
Table 26 – Level[3:0]/TRANS Settings  
LEVEL[3:0]  
Starving  
Start  
Start Transmission  
Level (TRANS=1)  
Trigger Level  
Transmission  
Level (TRANS=0)  
0000  
0001  
0010  
0011  
0100  
2 Blocks  
1 Block  
1 Block  
(32 bytes free)  
(16 bytes free)  
(16 bytes free)  
3 Blocks  
2 Blocks  
1 Block  
(48 bytes free)  
(32 bytes free)  
(16 bytes free)  
4 Blocks  
3 Blocks  
2 Blocks  
(64 bytes free)  
(48 bytes free)  
(32 bytes free)  
6 Blocks  
4 Blocks  
3 Blocks  
(96 bytes free)  
(64 bytes free)  
(48 bytes free)  
8 Blocks  
6 Blocks  
4 Blocks  
(128 bytes free)  
(96 bytes free)  
(64 bytes free)  
PROPRIETARY AND CONFIDENTIAL TO PMC-SIERRA,INC., AND FOR ITS CUSTOMERS’ INTERNAL USE  
221  
 复制成功!