欢迎访问ic37.com |
会员登录 免费注册
发布采购

PM7348 参数 Datasheet PDF下载

PM7348图片预览
型号: PM7348
PDF下载: 下载PDF文件 查看货源
内容描述: [ATM/SONET/SDH IC, CMOS, PBGA324,]
分类和应用: ATM异步传输模式
文件页数/大小: 318 页 / 1736 K
品牌: PMC [ PMC-SIERRA, INC ]
 浏览型号PM7348的Datasheet PDF文件第15页浏览型号PM7348的Datasheet PDF文件第16页浏览型号PM7348的Datasheet PDF文件第17页浏览型号PM7348的Datasheet PDF文件第18页浏览型号PM7348的Datasheet PDF文件第20页浏览型号PM7348的Datasheet PDF文件第21页浏览型号PM7348的Datasheet PDF文件第22页浏览型号PM7348的Datasheet PDF文件第23页  
S/UNI-IMA-4 Telecom Standard Product Data Sheet  
Released  
Sꢀ Supports up to 282 ms (for T1 links) and 226 ms (for E1 links) link-differential delay  
among links in an IMA group.  
Sꢀ Performs ICP and stuff-cell insertion and removal.  
Sꢀ Supports both Common Transmit Clock (CTC) and Independent Transmit Clock (ITC)  
transmit ICP stuffing modes.  
Sꢀ Supports IMA frame lengths (M) equal to 32, 64, 128, or 256.  
Sꢀ Optionally supports the IMA 1.0 method of reporting Rx cell information as defined in  
appendix C.8 of the ATM Forum Inverse Multiplexing for ATM Specification Version 1.1  
for symmetrical configurations; also optionally supports the IMA 1.1 method of reporting  
Rx cell information when sending and receiving the IMA 1.0 OAM Label.  
Sꢀ Provides IMA layer statistic counts and alarms for support of IMA Performance and  
Failure Alarm Monitoring and MIB support.  
Sꢀ Provides per link counters for statistics and performance monitoring:  
o
o
o
o
o
o
ICP Violations.  
OIF anomalies.  
Rx Link stuff events.  
Tx Link stuff events.  
User cells.  
Filler cells.  
Sꢀ Provides per group counters for statistics and performance monitoring:  
o
o
o
o
User cells received.  
Filler cells received.  
User cells transmitted.  
Filler cells transmitted.  
TC Features  
Sꢀ Performs cell delineation on all links.  
Sꢀ Performs receive cell Header Error Check (HEC) checking and transmit cell HEC  
generation.  
Sꢀ Optionally supports receive cell payload unscrambling and transmit cell payload  
scrambling.  
Sꢀ Provides TC layer statistics counts and alarms for MIB support.  
Interface Support  
Sꢀ Clock/Data Interface:  
o
Supports 4 individual serial (T1 or E1 or unchannelized rates up to 8 Mbps) links via  
a 2-pin line interface.  
o
Supports ATM over fractional T1/E1 by providing the capability to select any DS0  
timeslots that are active in a link.  
Proprietary and Confidential to PMC-Sierra, Inc., and for its customers’ internal use.  
Document No.: PMC-2020889, Issue 2  
19  
 复制成功!