S/UNI-IMA-4 Telecom Standard Product Data Sheet
Released
1
Definitions
Table 1 Terminology
Term
Any-PHY
Definition
Interoperable version of UTOPIA and UTOPIA L2, with inband
addressing.
ATM
CDV
CTC
DLL
Asynchronous Transfer Mode
Cell Delay Variation
Common Transmit Clock
Delay Locked Loop
ECBI
Enhanced Common Bus Interface (asynchronous register bus and
interface)
FIFO
Framed
HEC
HCS
ICP
IDCC
IDCR
IFSN
IMA
First-In-First-Out
Framing information available – may be channelized or unchannelized.
Header Error Check
Header Check Sequence
IMA Control Protocol Cell
IMA Data Cell Clock
IMA Data Cell Rate
IMA Frame Sequence Number
Inverse Multiplexing for ATM
Independent Transmit Clock
Loss of Cell Delineation
ITC
LCD
LID
Link ID
LSI
Link Stuff Indication
MIB
Management Information Base
Multi-Channel Cell Based FIFO
Operation, Administration and Maintenance
Out of Cell Delineation
MCFD
OAM
OCD
PISO
PM
RCAS
RDAT
RIPP
RMTS
SIPO
TC
Parallel in Serial Out
Plane Management (Microprocessor)
Receive Channel Assigner
RX IMA Data Processor
RX IMA Protocol Processor
RX Master TX Slave
Serial in Parallel Out
Transmission Convergence
Transmit Channel Assigner
Time Division Multiplexing
Timing Reference Link
TCAS
TDM
TRL
Proprietary and Confidential to PMC-Sierra, Inc., and for its customers’ internal use.
Document No.: PMC-2020889, Issue 2
16