欢迎访问ic37.com |
会员登录 免费注册
发布采购

PM7340 参数 Datasheet PDF下载

PM7340图片预览
型号: PM7340
PDF下载: 下载PDF文件 查看货源
内容描述: S / UNI ATM反向多路复用, 8个环节 [S/UNI INVERSE MULTIPLEXING FOR ATM, 8 LINKS]
分类和应用: ATM集成电路SONET集成电路SDH集成电路电信集成电路电信电路异步传输模式
文件页数/大小: 334 页 / 2670 K
品牌: PMC [ PMC-SIERRA, INC ]
 浏览型号PM7340的Datasheet PDF文件第30页浏览型号PM7340的Datasheet PDF文件第31页浏览型号PM7340的Datasheet PDF文件第32页浏览型号PM7340的Datasheet PDF文件第33页浏览型号PM7340的Datasheet PDF文件第35页浏览型号PM7340的Datasheet PDF文件第36页浏览型号PM7340的Datasheet PDF文件第37页浏览型号PM7340的Datasheet PDF文件第38页  
PM7340 S/UNI-IMA-8  
PRELIMINARY  
INVERSE MULTIPLEXING OVER ATM  
DATA SHEET  
PMC-2001723  
ISSUE 3  
INVERSE MULTIPLEXING OVER ATM  
Pin Name  
Type  
Input  
Pin  
No.  
Function  
RADR[4]  
RADR[3]  
RADR[2]  
RADR[1]  
RADR[0]  
AA22 The Receive Address (RADR[4:0]) signals are  
Y21 used to address the S/UNI-IMA-8 device for the  
V20 purposes of polling and selection for cell transfer.  
Y22 The RADR[4:0] signals are valid only when the  
W22 RCSB signal is sampled active in the following  
RCLK cycle.  
The RADR[4:0] input bus is sampled on the rising  
edge of RCLK.  
RCSB  
Input  
U21 The Receive Chip Select (RCSB) is an active low  
signal that is used to select the S/UNI-IMA-8 receive  
interface. When the RCSB is sampled low, it  
indicates that the RADR[4:0] sampled at the  
previous clock is a valid address. If the RCSB is  
sampled high, the device is not selected and the  
RADR[4:0] sampled on the previous cycle is not a  
valid address and is ignored. When sufficient  
address space is provided by RADR[4:0] for all  
devices on the bus, this signal may be tied low.  
The RCSB input is sampled on the rising edge of  
RCLK.  
RSOP  
RSX  
Output  
Output  
V19 The Receive Start of Packet (RSOP) is an active  
high signal that marks the start of the cell on the  
RDAT[15:0] bus. When RSOP is active, the first  
word of the cell is present on the RDAT[15:0] bus.  
The RSOP output is updated on the rising edge of  
RCLK.  
T20 The Receive Start of Transfer (RSX) signal is an  
active high signal that marks the first cycle of a data  
block transfer on the RDAT[15:0] bus. When the  
RSX signal is active, the coinciding data on the  
RDAT[15:0] bus represents the in-band PHY  
address.  
The RSX output is updated on the rising edge of  
RCLK.  
PROPRIETARY AND CONFIDENTIAL TO PMC-SIERRA, INC., AND FOR ITS CUSTOMERS’ INTERNAL USE  
17  
 复制成功!