欢迎访问ic37.com |
会员登录 免费注册
发布采购

PM5363-BI 参数 Datasheet PDF下载

PM5363-BI图片预览
型号: PM5363-BI
PDF下载: 下载PDF文件 查看货源
内容描述: SONET / SDH支路单元荷载处理器, 622兆比特/ s接口 [SONET/SDH TRIBUTARY UNIT PAYLOAD PROCESSOR FOR 622 MBIT/S INTERFACES]
分类和应用: ATM集成电路SONET集成电路SDH集成电路电信集成电路电信电路异步传输模式
文件页数/大小: 459 页 / 3435 K
品牌: PMC [ PMC-SIERRA, INC ]
 浏览型号PM5363-BI的Datasheet PDF文件第327页浏览型号PM5363-BI的Datasheet PDF文件第328页浏览型号PM5363-BI的Datasheet PDF文件第329页浏览型号PM5363-BI的Datasheet PDF文件第330页浏览型号PM5363-BI的Datasheet PDF文件第332页浏览型号PM5363-BI的Datasheet PDF文件第333页浏览型号PM5363-BI的Datasheet PDF文件第334页浏览型号PM5363-BI的Datasheet PDF文件第335页  
PM5363 TUPP+622  
TUPP+622  
DATASHEET  
PMC-1981421  
ISSUE 4  
SONET/SDH TRIBUTARY UNIT PAYLOAD PROCESSOR FOR 622 MBIT/S  
INTERFACES  
Register 420H, 460H, 4A0H: RTTB, TU3 or TU #1 in TUG2 #1 to TUG2 #7,  
TIM Interrupt  
Bit  
Type  
Function  
Default  
Bit 7  
Bit 6  
Bit 5  
Bit 4  
Bit 3  
Bit 2  
Bit 1  
Bit 0  
Unused  
TIM7I  
TIM6I  
TIM5I  
TIM4I  
TIM3I  
TIM2I  
TIM1I  
X
0
0
0
0
0
0
0
R
R
R
R
R
R
R
This register is used to identify and acknowledge trail trace identifier mismatch  
interrupts for the tributaries TU #1 in TUG2 #1 to TUG2 #7. It is also used to  
identify and acknowledge TU3 trail trace identifier mismatch interrupts.  
TIM1I:  
The TIM1I bit identifies the source of trail trace identifier mismatch interrupts.  
In TU3 mode, The TIM1I bit reports and acknowledges TIM interrupt of the  
TU3 trail trace identifier. Out of TU3 mode, TIM1I bit reports and  
acknowledges TIM interrupt of TU #1 in TUG2 #1. Interrupts are generated  
upon change of identifier mismatch state. The TIM1I bit is set high when a  
trail trace identifier mismatch event and is cleared immediately following a  
read of this register, which also acknowledges and clears the interrupt. the  
TIM1I bit remains valid when interrupts are not enabled (TIME set low) and  
may be polled to detect trail trace identifier mismatch events.  
TIM2I-TIM7I:  
The TIM2I to TIM7I bits identify the source of trail trace identifier mismatch  
interrupts. TIM2I to TIM7I bits report and acknowledge TIM interrupt of TU #1  
in TUG2 #2 to TUG2 #7, respectively. Interrupts are generated upon change  
of identifier mismatch state. An TIMxI bit is set high when a trail trace identifier  
mismatch event on the corresponding tributary (TU #1 in TUG2 #x) occurs  
PROPRIETARY AND CONFIDENTIAL TO PMC-SIERRA, INC., AND FOR ITS CUSTOMERS’ INTERNAL USE  
308  
 复制成功!