欢迎访问ic37.com |
会员登录 免费注册
发布采购

PM5363-BI 参数 Datasheet PDF下载

PM5363-BI图片预览
型号: PM5363-BI
PDF下载: 下载PDF文件 查看货源
内容描述: SONET / SDH支路单元荷载处理器, 622兆比特/ s接口 [SONET/SDH TRIBUTARY UNIT PAYLOAD PROCESSOR FOR 622 MBIT/S INTERFACES]
分类和应用: ATM集成电路SONET集成电路SDH集成电路电信集成电路电信电路异步传输模式
文件页数/大小: 459 页 / 3435 K
品牌: PMC [ PMC-SIERRA, INC ]
 浏览型号PM5363-BI的Datasheet PDF文件第172页浏览型号PM5363-BI的Datasheet PDF文件第173页浏览型号PM5363-BI的Datasheet PDF文件第174页浏览型号PM5363-BI的Datasheet PDF文件第175页浏览型号PM5363-BI的Datasheet PDF文件第177页浏览型号PM5363-BI的Datasheet PDF文件第178页浏览型号PM5363-BI的Datasheet PDF文件第179页浏览型号PM5363-BI的Datasheet PDF文件第180页  
PM5363 TUPP+622  
TUPP+622  
DATASHEET  
PMC-1981421  
ISSUE 4  
SONET/SDH TRIBUTARY UNIT PAYLOAD PROCESSOR FOR 622 MBIT/S  
INTERFACES  
TU3 mode) of the outgoing data stream for all tributaries that are in path  
signal label unstable state. When PSLURDI is set low, reporting of RDI due to  
PSLU is inhibited.  
PSLMRDI:  
The PSLMRDI bit is an active high RDI insertion enable. When PSLMRDI is  
set high, RDI is reported on RAD and optionally in the V5 byte (G1 byte in  
TU3 mode) of the outgoing data stream for all tributaries that are in path  
signal label mismatch state. When PSLMRDI is set low, reporting of RDI due  
to PSLM is inhibited. The generation of RDI is inhibited when UNEQ is active,  
regardless of the PSLM state.  
UNEQRDI:  
The UNEQRDI bit is an active high RDI insertion enable. When UNEQRDI is  
set high, RDI is reported on RAD and optionally in the V5 byte (G1 byte in  
TU3 mode) of the outgoing data stream for all tributaries that are in  
unequipped state. When UNEQRDI is set low, reporting of RDI due to UNEQ  
is inhibited.  
AISRDI:  
The AISRDI bit is an active high RDI insertion enable. When AISRDI is set  
high, RDI is reported on RAD and optionally the V5 byte (G1 byte in TU3  
mode) of the outgoing data stream for all tributaries that are in incoming AIS  
state. When AISRDI is set low, reporting of RDI due to AIS is inhibited.  
LOPRDI:  
The LOPRDI bit is an active high RDI insertion enable. When LOPRDI is set  
high, RDI is reported on RAD and optionally the V5 byte (G1 byte in TU3  
mode) of the outgoing data stream for all tributaries that are in loss of pointer  
state. When LOPRDI is set low, reporting of RDI due to LOP is inhibited.  
LOMRDI:  
The LOMRDI bit is an active high RDI insertion enable. When LOMRDI is set  
high, RDI is reported on RAD and optionally in the V5 byte (G1 byte in TU3  
mode) of the outgoing data stream for all tributaries that are in loss of  
multiframe state. When LOMRDI is set low, reporting of RDI due to LOM is  
inhibited.  
PROPRIETARY AND CONFIDENTIAL TO PMC-SIERRA, INC., AND FOR ITS CUSTOMERS’ INTERNAL USE  
153  
 复制成功!