欢迎访问ic37.com |
会员登录 免费注册
发布采购

PM5363-BI 参数 Datasheet PDF下载

PM5363-BI图片预览
型号: PM5363-BI
PDF下载: 下载PDF文件 查看货源
内容描述: SONET / SDH支路单元荷载处理器, 622兆比特/ s接口 [SONET/SDH TRIBUTARY UNIT PAYLOAD PROCESSOR FOR 622 MBIT/S INTERFACES]
分类和应用: ATM集成电路SONET集成电路SDH集成电路电信集成电路电信电路异步传输模式
文件页数/大小: 459 页 / 3435 K
品牌: PMC [ PMC-SIERRA, INC ]
 浏览型号PM5363-BI的Datasheet PDF文件第122页浏览型号PM5363-BI的Datasheet PDF文件第123页浏览型号PM5363-BI的Datasheet PDF文件第124页浏览型号PM5363-BI的Datasheet PDF文件第125页浏览型号PM5363-BI的Datasheet PDF文件第127页浏览型号PM5363-BI的Datasheet PDF文件第128页浏览型号PM5363-BI的Datasheet PDF文件第129页浏览型号PM5363-BI的Datasheet PDF文件第130页  
PM5363 TUPP+622  
TUPP+622  
DATASHEET  
PMC-1981421  
ISSUE 4  
SONET/SDH TRIBUTARY UNIT PAYLOAD PROCESSOR FOR 622 MBIT/S  
INTERFACES  
Expected PSL  
Accepted PSL  
PSLM State  
UNEQ State  
PDI Code  
PDI Code  
PDI Code  
Match  
Mismatch  
Mismatch  
Inactive  
Inactive  
Active  
XXX 000, 001, PDI Code  
000  
XXX 000, 001,  
PDI Code  
001  
Match  
Inactive  
Inactive  
Inactive  
XXX 000, 001,  
PDI Code  
XXX  
YYY  
Match  
XXX 000, 001,  
PDI Code  
Mismatch  
XXX 000, 001,  
PDI Code  
Each time an incoming PSL differs from the one in the previous multiframe, the  
PSL unstable counter is incremented. Thus, a single bit error in the PSL in a  
sequence of constant PSL values will cause the counter to increment twice, once  
on the errored PSL and again on the first error-free PSL. The incoming PSL is  
considered unstable when the counter reaches five. The counter is cleared when  
the same PSL is received for five consecutive multiframes.  
The UNEQ (unequipped) State column shows the response to an Accepted PSL  
value of 000 for various Expected PSL settings.  
10.4.4 In-band Error Report  
The in-band error report block optionally modifies the V5 byte of outgoing non-  
TU3 streams to report the number of detected BIP errors and tributary path  
alarms. In-band error reporting is enabled by the IBER register bits in the RTOP  
In-band Error Reporting Configuration registers.  
When in-band error reporting is enabled for non-TU3 streams, bit 3 of the V5  
byte is set high when a BIP-2 error is detected in the previous multiframe. Bit 4  
reports the RDI status. It is set high when the tributary path alarms named in the  
Tributary Remote Defect Indication Control registers is detected and the  
corresponding enable register bits is also set high. Similarly, bit 8 reports the  
auxiliary RDI status. It is set high when the tributary path alarms named in the  
Tributary Auxiliary Remote Defect Indication Control registers is detected and the  
PROPRIETARY AND CONFIDENTIAL TO PMC-SIERRA, INC., AND FOR ITS CUSTOMERS’ INTERNAL USE  
103  
 复制成功!