PM5363 TUPP+622
TUPP+622
DATASHEET
PMC-1981421
ISSUE 4
SONET/SDH TRIBUTARY UNIT PAYLOAD PROCESSOR FOR 622 MBIT/S
INTERFACES
Expected PSL
Accepted PSL
PSLM State
UNEQ State
PDI Code
PDI Code
PDI Code
Match
Mismatch
Mismatch
Inactive
Inactive
Active
XXX ≠ 000, 001, PDI Code
000
XXX ≠ 000, 001,
PDI Code
001
Match
Inactive
Inactive
Inactive
XXX ≠ 000, 001,
PDI Code
XXX
YYY
Match
XXX ≠ 000, 001,
PDI Code
Mismatch
XXX ≠ 000, 001,
PDI Code
Each time an incoming PSL differs from the one in the previous multiframe, the
PSL unstable counter is incremented. Thus, a single bit error in the PSL in a
sequence of constant PSL values will cause the counter to increment twice, once
on the errored PSL and again on the first error-free PSL. The incoming PSL is
considered unstable when the counter reaches five. The counter is cleared when
the same PSL is received for five consecutive multiframes.
The UNEQ (unequipped) State column shows the response to an Accepted PSL
value of 000 for various Expected PSL settings.
10.4.4 In-band Error Report
The in-band error report block optionally modifies the V5 byte of outgoing non-
TU3 streams to report the number of detected BIP errors and tributary path
alarms. In-band error reporting is enabled by the IBER register bits in the RTOP
In-band Error Reporting Configuration registers.
When in-band error reporting is enabled for non-TU3 streams, bit 3 of the V5
byte is set high when a BIP-2 error is detected in the previous multiframe. Bit 4
reports the RDI status. It is set high when the tributary path alarms named in the
Tributary Remote Defect Indication Control registers is detected and the
corresponding enable register bits is also set high. Similarly, bit 8 reports the
auxiliary RDI status. It is set high when the tributary path alarms named in the
Tributary Auxiliary Remote Defect Indication Control registers is detected and the
PROPRIETARY AND CONFIDENTIAL TO PMC-SIERRA, INC., AND FOR ITS CUSTOMERS’ INTERNAL USE
103