欢迎访问ic37.com |
会员登录 免费注册
发布采购

PM5356-BI 参数 Datasheet PDF下载

PM5356-BI图片预览
型号: PM5356-BI
PDF下载: 下载PDF文件 查看货源
内容描述: [ATM Network Interface, 1-Func, CMOS, PBGA304, SBGA-304]
分类和应用: ATM异步传输模式电信电信集成电路
文件页数/大小: 278 页 / 1562 K
品牌: PMC [ PMC-SIERRA, INC ]
 浏览型号PM5356-BI的Datasheet PDF文件第9页浏览型号PM5356-BI的Datasheet PDF文件第10页浏览型号PM5356-BI的Datasheet PDF文件第11页浏览型号PM5356-BI的Datasheet PDF文件第12页浏览型号PM5356-BI的Datasheet PDF文件第14页浏览型号PM5356-BI的Datasheet PDF文件第15页浏览型号PM5356-BI的Datasheet PDF文件第16页浏览型号PM5356-BI的Datasheet PDF文件第17页  
PMC-Sierra, Inc.  
PM5356  
S/UNI-622-MAX  
DATASHEET  
S/UNI-622-MAX  
PMC-1980589  
ISSUE 5  
SATURN USER NETWORK INTERFACE (622-MAX)  
5
APPLICATION EXAMPLES  
The PM5356 S/UNI-622-MAX is applicable to equipment implementing Asynchronous Transfer  
Mode (ATM) User-Network Interfaces (UNI), ATM Network-Network Interfaces (NNI).  
The S/UNI-622-MAX may find application at either end of switch-to-switch links or switch-to-  
terminal links, both in public network (WAN) and private network (LAN) situations. The S/UNI-  
622-MAX provides a comprehensive feature set as well as full compliance to WAN  
synchronization requirements. The S/UNI-622-MAX performs the mapping of ATM cells into the  
SONET/SDH STS-12c/STM-4-4c synchronous payload envelope (SPE) and processes  
applicable SONET/SDH section, line and path overheads.  
In a typical STS-12c/STM-4-4c ATM application, the S/UNI-622-MAX performs clock and data  
recovery in the receive direction and clock synthesis in the transmit direction of the line interface.  
The S/UNI-622-MAX can also be configured to by-pass the clock recovery, clock synthesis, and  
serializer/de-serializer functions. In this mode, an external clock and data recovery/serial-to-  
parallel converter device is required in the receive direction, and an external serial-to-parallel  
converter/clock synthesis device is required in the transmit direction.  
On the system side, the S/UNI-622-MAX interfaces directly with ATM layer processors and  
switching or adaptation functions using a UTOPIA Level 2 compliant 16-bit (clocked up to 50  
MHz) or an UTOPIA Level 3 8-bit (clocked up to 100 MHz) synchronous FIFO style interface.  
An application with a UTOPIA Level 2 system side interface is shown in Figure 1. An application  
with a UTOPIA Level 3 system side is shown in Figure 2. The initial configuration and ongoing  
control and monitoring of the S/UNI-622-MAX are normally provided via a generic microprocessor  
interface.  
PROPRIETARY AND CONFIDENTIAL TO PMC-SIERRA INC., AND FOR ITS CUSTOMERSINTERNAL USE  
9
 复制成功!