欢迎访问ic37.com |
会员登录 免费注册
发布采购

OXU200-TBAG 参数 Datasheet PDF下载

OXU200-TBAG图片预览
型号: OXU200-TBAG
PDF下载: 下载PDF文件 查看货源
内容描述: [Micro Peripheral IC,]
分类和应用:
文件页数/大小: 16 页 / 632 K
品牌: PLX [ PLX TECHNOLOGY ]
 浏览型号OXU200-TBAG的Datasheet PDF文件第7页浏览型号OXU200-TBAG的Datasheet PDF文件第8页浏览型号OXU200-TBAG的Datasheet PDF文件第9页浏览型号OXU200-TBAG的Datasheet PDF文件第10页浏览型号OXU200-TBAG的Datasheet PDF文件第12页浏览型号OXU200-TBAG的Datasheet PDF文件第13页浏览型号OXU200-TBAG的Datasheet PDF文件第14页浏览型号OXU200-TBAG的Datasheet PDF文件第15页  
Oxford Semiconductor, Inc.  
OXU200 Data Sheet  
Table 9 OXU200 64-Ball BGA Ball Allocations (Sheet 1 of 2)  
(1)  
Pin  
No.  
Bits  
Name  
Description  
Type  
Processor Interface (33 pins)  
A3, B3, A2, C4, A1,  
B2, C3, C2, C1, D2,  
D3, D1, D5, E4, E3,  
E2  
16  
MSBCT  
D - D  
16-bit data bus. Pull-up/pull-down can be controlled through  
register 0x034, bits 2:1. Default is none  
0
15  
G2, G1, E5, H1, H2, 10  
F4, G3, H3, F5, H4  
MSID  
MSIU  
MSIU  
MSIU  
MOCT  
A - A  
Address bus for direct address space of 2 Kbytes. Default is  
pull-down  
1
10  
F2  
F3  
F6  
F1  
1
1
1
1
/WR  
/RD  
/CS  
/INT  
Write strobe. Pull-up can be disabled through register 0x034,  
bit 13. Default is pull-up  
Read strobe. Pull-up can be disabled through register 0x034,  
bit 13. Default is pull-up  
Chip select. Pull-up can be disabled through register 0x034,  
bit 13. Default is pull-up  
Interrupt to the MCU.This pin can be software configured as a  
driven output or open drain. Open drain is the default  
B8  
B6  
A5  
1
1
1
MSIU  
MOCT  
MSI  
/RESET  
DRQ  
Hardware reset. Pull-up is always enabled  
DMA request output to support one channel  
ACK  
DMA acknowledge. Pull-up/pull-down can be controlled  
through register 0x03A, bits 1:0. Default is none  
General Purpose I/O (1 pin)  
A6  
Power & Ground (14 pins)  
1
B
GPIO  
General purpose I/O  
D4, D7, E7  
A7, G5, G7  
B1, E6  
3
3
2
2
2
2
V
V
V
V
V
V
Digital ground  
Analog ground  
SS  
SSA  
1.8 V core power. V  
must be used for the supplies  
DD1.8  
DD3.3A  
DD3.3  
DDW  
REGOUT  
H5, H7  
Analog +3.3 V power  
Digital +3.3 V power  
C6, C7  
D6, E1  
Wide-range I/O +1.8 V to +3.3 V. If using +1.8 V, V  
may be used for the supplies  
REGOUT  
USB Interface (4 pins)  
G6, H6  
2
1
1
B
5I  
B
D , D  
Data lines for USB peripheral port  
P
M
C8  
F7  
V
V
input is used to detect connection to a host  
BUS  
BUS  
R
Connect external reference resistor (12 K+ 1%) to V  
SSA  
REF  
DS-0051 Mar 07  
External—Free Release  
11