欢迎访问ic37.com |
会员登录 免费注册
发布采购

UDA1341TS 参数 Datasheet PDF下载

UDA1341TS图片预览
型号: UDA1341TS
PDF下载: 下载PDF文件 查看货源
内容描述: 经济音频编解码器的小型光盘MD家用音响和便携式应用 [Economy audio CODEC for MiniDisc MD home stereo and portable applications]
分类和应用: 解码器编解码器便携式
文件页数/大小: 32 页 / 193 K
品牌: NXP [ NXP ]
 浏览型号UDA1341TS的Datasheet PDF文件第9页浏览型号UDA1341TS的Datasheet PDF文件第10页浏览型号UDA1341TS的Datasheet PDF文件第11页浏览型号UDA1341TS的Datasheet PDF文件第12页浏览型号UDA1341TS的Datasheet PDF文件第14页浏览型号UDA1341TS的Datasheet PDF文件第15页浏览型号UDA1341TS的Datasheet PDF文件第16页浏览型号UDA1341TS的Datasheet PDF文件第17页  
Philips Semiconductors  
Preliminary specification  
Economy audio CODEC for MiniDisc (MD)  
home stereo and portable applications  
UDA1341TS  
DATA0  
7.21 Programming the sound processing and other  
features  
There are two addressing modes: direct addressing  
mode and extended addressing mode.  
The sound processing and other feature values are stored  
in independent registers.  
Direct addressing mode is using the 2 MSB bits of the  
data byte. Via this addressing mode the features  
volume, bass boost, treble, peak position, de-emphasis,  
mute, and mode can be controlled directly.  
The first selection of the registers is achieved by the choice  
of data type that is transferred. This is performed in the  
address mode using bit 0 and bit 1 (see Table 4).  
The second selection is performed by the 2 or 3 MSBs of  
the data byte (bits 7 and 6 or bits 7, 6 and 5).  
Extended addressing mode is provided for controlling  
the features digital mixer, AGC control, MIC sensitivity,  
input gain, AGC time constants, and AGC output level.  
An extended address can be set via the EA registers  
(3 bits). The data in the extended registers can be set by  
writing data to the ED registers (5 bits).  
The other bits in the data byte (bits 5 to 0 or bits 4 to 0)  
represent the value that is placed in the selected registers.  
For the UDA1341TS the following modes can be selected:  
STATUS  
DATA1  
In this mode the features reset, system clock frequency,  
data input format, DC-filter, input gain switch, output  
gain switch, polarity control, double speed and power  
control can be controlled.  
In this mode the detected peak level value can be read  
out.  
Table 5 Default settings  
SYMBOL  
Status  
FEATURE  
SETTING OR VALUE  
OGS  
IGS  
PAD  
PDA  
DS  
Output gain switch  
Input gain switch  
Polarity of ADC  
Polarity of DAC  
Double speed  
0 dB  
0 dB  
non-inverting  
non-inverting  
single speed  
on  
PC  
Power control ADC and DAC  
Direct control  
VC  
BB  
TR  
PP  
DE  
MT  
M
Volume control  
0 dB  
Bass boost  
Treble  
0 dB  
0 dB  
Peak detection position  
De-emphasis  
Mute  
after the tone features  
no de-emphasis  
no mute  
Mode switch  
flat  
Extended programming  
MA  
MB  
MS  
MM  
AG  
AT  
Mixer gain channel 1  
6 dB  
Mixer gain channel 2  
MIC sensitivity  
6 dB  
0 dB  
Mixer mode switch  
AGC control  
double differential  
disable AGC  
11 ms and100 ns  
9 dB FS  
AGC attack and decay time  
AGC output level  
AL  
1998 Dec 18  
13  
 复制成功!