欢迎访问ic37.com |
会员登录 免费注册
发布采购

UDA1341TS 参数 Datasheet PDF下载

UDA1341TS图片预览
型号: UDA1341TS
PDF下载: 下载PDF文件 查看货源
内容描述: 经济音频编解码器的小型光盘MD家用音响和便携式应用 [Economy audio CODEC for MiniDisc MD home stereo and portable applications]
分类和应用: 解码器编解码器便携式
文件页数/大小: 32 页 / 193 K
品牌: PHILIPS [ NXP SEMICONDUCTORS ]
 浏览型号UDA1341TS的Datasheet PDF文件第9页浏览型号UDA1341TS的Datasheet PDF文件第10页浏览型号UDA1341TS的Datasheet PDF文件第11页浏览型号UDA1341TS的Datasheet PDF文件第12页浏览型号UDA1341TS的Datasheet PDF文件第14页浏览型号UDA1341TS的Datasheet PDF文件第15页浏览型号UDA1341TS的Datasheet PDF文件第16页浏览型号UDA1341TS的Datasheet PDF文件第17页  
Philips Semiconductors
Preliminary specification
Economy audio CODEC for MiniDisc (MD)
home stereo and portable applications
7.21
Programming the sound processing and other
features
DATA0
UDA1341TS
The sound processing and other feature values are stored
in independent registers.
The first selection of the registers is achieved by the choice
of data type that is transferred. This is performed in the
address mode using bit 0 and bit 1 (see Table 4).
The second selection is performed by the 2 or 3 MSBs of
the data byte (bits 7 and 6 or bits 7, 6 and 5).
The other bits in the data byte (bits 5 to 0 or bits 4 to 0)
represent the value that is placed in the selected registers.
For the UDA1341TS the following modes can be selected:
STATUS
In this mode the features reset, system clock frequency,
data input format, DC-filter, input gain switch, output
gain switch, polarity control, double speed and power
control can be controlled.
Table 5
Default settings
FEATURE
There are two addressing modes: direct addressing
mode and extended addressing mode.
Direct addressing mode is using the 2 MSB bits of the
data byte. Via this addressing mode the features
volume, bass boost, treble, peak position, de-emphasis,
mute, and mode can be controlled directly.
Extended addressing mode is provided for controlling
the features digital mixer, AGC control, MIC sensitivity,
input gain, AGC time constants, and AGC output level.
An extended address can be set via the EA registers
(3 bits). The data in the extended registers can be set by
writing data to the ED registers (5 bits).
DATA1
In this mode the detected peak level value can be read
out.
SYMBOL
Status
OGS
IGS
PAD
PDA
DS
PC
Output gain switch
Input gain switch
Polarity of ADC
Polarity of DAC
Double speed
SETTING OR VALUE
0 dB
0 dB
non-inverting
non-inverting
single speed
on
Power control ADC and DAC
Direct control
VC
BB
TR
PP
DE
MT
M
Volume control
Bass boost
Treble
Peak detection position
De-emphasis
Mute
Mode switch
0 dB
0 dB
0 dB
after the tone features
no de-emphasis
no mute
flat
−6
dB
−6
dB
0 dB
double differential
disable AGC
11 ms and100 ns
−9
dB FS
13
Extended programming
MA
MB
MS
MM
AG
AT
AL
1998 Dec 18
Mixer gain channel 1
Mixer gain channel 2
MIC sensitivity
Mixer mode switch
AGC control
AGC attack and decay time
AGC output level