PCF8583
NXP Semiconductors
Clock and calendar with 240 x 8-bit RAM
6. Pinning information
6.1 Pinning
1
2
3
4
8
7
6
5
OSCI
OSCO
A0
V
DD
INT
PCF8583P
SCL
SDA
V
SS
013aaa366
Top view. For mechanical details, see Figure 24.
Fig 2. Pin configuration for DIP8 (PCF8583P)
1
2
3
4
8
OSCI
OSCO
A0
V
DD
7
6
5
INT
PCF8583T
SCL
SDA
V
SS
013aaa367
Top view. For mechanical details, see Figure 25.
Fig 3. Pin configuration for SO8 (PCF8583T)
terminal 1
index area
1
2
3
4
5
15
V
n.c.
OSCI
OSCO
A0
DD
14
13
12
11
INT
PCF8583BS
SCL
SDA
n.c.
V
SS
013aaa368
Transparent top view
For mechanical details, see Figure 26.
Fig 4. Pin configuration for HVQFN20 (PCF8583BS)
PCF8583
All information provided in this document is subject to legal disclaimers.
© NXP B.V. 2010. All rights reserved.
Product data sheet
Rev. 06 — 6 October 2010
3 of 37
NXP [ NXP ]
