欢迎访问ic37.com |
会员登录 免费注册
发布采购

PCF8574TS/F3,518 参数 Datasheet PDF下载

PCF8574TS/F3,518图片预览
型号: PCF8574TS/F3,518
PDF下载: 下载PDF文件 查看货源
内容描述: [PCF8574; PCF8574A - Remote 8-bit I/O expander for I²C‑bus with interrupt SSOP2 20-Pin]
分类和应用: PC光电二极管外围集成电路
文件页数/大小: 33 页 / 809 K
品牌: NXP [ NXP ]
 浏览型号PCF8574TS/F3,518的Datasheet PDF文件第13页浏览型号PCF8574TS/F3,518的Datasheet PDF文件第14页浏览型号PCF8574TS/F3,518的Datasheet PDF文件第15页浏览型号PCF8574TS/F3,518的Datasheet PDF文件第16页浏览型号PCF8574TS/F3,518的Datasheet PDF文件第18页浏览型号PCF8574TS/F3,518的Datasheet PDF文件第19页浏览型号PCF8574TS/F3,518的Datasheet PDF文件第20页浏览型号PCF8574TS/F3,518的Datasheet PDF文件第21页  
PCF8574; PCF8574A  
NXP Semiconductors  
Remote 8-bit I/O expander for I2C-bus with interrupt  
14. Dynamic characteristics  
Table 10. Dynamic characteristics  
VDD = 2.5 V to 6 V; VSS = 0 V; Tamb = 40 C to +85 C; unless otherwise specified.  
Symbol  
Parameter  
Conditions  
Min  
Typ  
Max  
Unit  
I2C-bus timing[1] (see Figure 17)  
fSCL  
tBUF  
SCL clock frequency  
-
-
-
100  
-
kHz  
bus free time between a STOP and  
STARTcondition  
4.7  
s  
tHD;STA  
tSU;STA  
tSU;STO  
tHD;DAT  
tVD;DAT  
tSU;DAT  
tLOW  
hold time (repeated) START condition  
set-up time for a repeated START condition  
set-up time for STOP condition  
data hold time  
4
-
-
-
-
-
-
-
-
-
-
-
s  
s  
s  
ns  
s  
ns  
s  
s  
s  
s  
4.7  
4
-
-
0
-
data valid time  
-
3.4  
data set-up time  
250  
4.7  
4
-
LOW period of the SCL clock  
HIGH period of the SCL clock  
rise time of both SDA and SCL signals  
fall time of both SDA and SCL signals  
-
tHIGH  
tr  
-
-
1
tf  
-
0.3  
Port timing (see Figure 8 and Figure 9)  
tv(Q)  
tsu(D)  
th(D)  
data output valid time  
data input set-up time  
data input hold time  
CL 100 pF  
CL 100 pF  
CL 100 pF  
-
-
-
-
4
-
s  
s  
s  
0
4
-
Interrupt INT timing (see Figure 9)  
tv(INT)  
valid time on pin INT  
from port to INT;  
CL 100 pF  
-
-
-
-
4
4
s  
s  
trst(INT)  
reset time on pin INT  
from SCL to INT;  
CL 100 pF  
[1] All the timing values are valid within the operating supply voltage and ambient temperature range and refer to VIL and VIH with an input  
voltage swing of VSS to VDD  
.
PCF8574_PCF8574A  
All information provided in this document is subject to legal disclaimers.  
© NXP B.V. 2013. All rights reserved.  
Product data sheet  
Rev. 5 — 27 May 2013  
17 of 33