Philips Semiconductors
Product Specification
Dual D-type flip-flop with set and reset;
positive-edge trigger
FEATURES
DESCRIPTION
74LVC74A
•
Wide supply voltage range of 1.2 V to 3.6 V
•
In accordance with JEDEC standard no. 8-1A.
•
Inputs accept voltages up to 5.5 V
•
CMOS low power consumption
•
Direct interface with TTL levels
•
Output drive capability 50
W
transmission lines @ 85°C
The 74LVC74A is a high-performance, low-voltage Si-gate CMOS
device and superior to most advanced CMOS compatible TTL
families.
The 74LVC74A is a dual positive edge triggered, D-type flip-flop with
individual data (D) inputs, clock (CP) inputs, set (S
D
) and (R
D
)
inputs; also complementary Q and Q outputs.
The set and reset are asynchronous active LOW inputs and operate
independently of the clock input. Information on the data input is
transferred to the Q output on the LOW-to-HIGH transition of the
clock pulse. The D inputs must be stable one set-up time prior to the
LOW-to-HIGH clock transition, for predictable operation.
Schmitt-trigger action in all data inputs makes the circuit highly
tolerant to slower clock rise and fall times.
QUICK REFERENCE DATA
GND = 0 V; T
amb
= 25°C; t
r
= t
f
≤
2.5 ns
SYMBOL
PARAMETER
Propagation delay
nCP to nQ, nQ
nS
D
to nQ, nQ
nR
D
to nQ, nQ
Maximum clock frequency
Input capacitance
Power dissipation capacitance per flip-flop
Notes 1 and 2
CONDITIONS
TYPICAL
3.6
3.5
3.5
250
5.0
30
UNIT
t
PHL/
t
PLH
f
max
C
I
C
PD
C
L
= 50 pF;
V
CC
= 3.3 V
ns
MHz
pF
pF
NOTES:
1. C
PD
is used to determine the dynamic power dissipation (P
D
in
µW)
P
D
= C
PD
×
V
CC2
×
f
i
)
(C
L
×
V
CC2
×
f
o
) + (V
O2
/R
L
)
×
duty factor LOW, where:
f
i
= input frequency in MHz; C
L
= output load capacity in pF;
f
o
= output frequency in MHz; V
CC
= supply voltage in V;
(C
L
×
V
CC2
×
f
o
) = sum of the outputs.
2. The condition is V
I
= GND to V
CC.
ORDERING INFORMATION
PACKAGES
14-Pin Plastic SO
14-Pin Plastic SSOP Type II
14-Pin Plastic TSSOP Type I
TEMPERATURE RANGE
–40°C to +85°C
–40°C to +85°C
–40°C to +85°C
OUTSIDE NORTH AMERICA
74LVC74A D
74LVC74A DB
74LVC74A PW
NORTH AMERICA
74LVC74A D
74LVC74A DB
74LVC74APW DH
DWG NUMBER
SOT108-1
SOT337-1
SOT402-1
PIN CONFIGURATION
1R
D
1D
1CP
1S
D
1Q
1Q
GND
1
2
3
4
5
6
7
14
13
12
11
10
9
8
V
CC
2R
D
2D
2CP
2S
D
2Q
2Q
LOGIC SYMBOL (IEEE/IEC)
4
3
2
1
S
C1
1D
R
6
5
10
11
12
S
C2
2D
R
9
SV00491
13
8
SV00332
1998 Jun 17
2
853-2070 19589
PHILIPS [ NXP SEMICONDUCTORS ]
