NXP Semiconductors
74LVC74A
Dual D-type flip-flop with set and reset; positive-edge trigger
11. AC waveforms
V
I
nD input
GND
t
h
t
su
1/f
max
V
I
nCP input
GND
t
W
t
PHL
V
OH
nQ output
V
OL
V
OH
nQ output
V
OL
t
PLH
t
PHL
V
M
mna422
V
M
t
h
t
su
V
M
t
PLH
V
M
The shaded areas indicate when the input is permitted to change for predictable output performance.
Measurement points are given in
V
OL
and V
OH
are typical output voltage levels that occur with the output load.
Fig 7.
The clock input (nCP) to output (nQ, nQ) propagation delays, the clock pulse width, the nD to nCP set-up,
the nCP to nD hold times, and the maximum frequency
74LVC74A
All information provided in this document is subject to legal disclaimers.
© NXP B.V. 2012. All rights reserved.
Product data sheet
Rev. 7 — 20 November 2012
9 of 19
PHILIPS [ NXP SEMICONDUCTORS ]
