74HC4052; 74HCT4052
NXP Semiconductors
Dual 4-channel analog multiplexer/demultiplexer
Table 11. Test data
Test
Input
VI
Load
CL
S1 position
Vis
tr, tf
RL
at fmax
< 2 ns
< 2 ns
< 2 ns
other[1]
6 ns
[2]
[2]
[2]
tPHL, tPLH
tPZH, tPHZ
tPZL, tPLZ
pulse
VCC
50 pF
50 pF
50 pF
1 k
1 k
1 k
open
VEE
6 ns
VEE
6 ns
VCC
[1] tr = tf = 6 ns; when measuring fmax, there is no constraint to tr and tf with 50 % duty factor.
[2] VI values:
a) For 74HC4052: VI = VCC
b) For 74HCT4052: VI = 3 V
12. Additional dynamic characteristics
Table 12. Additional dynamic characteristics
Recommended conditions and typical values; GND = 0 V; Tamb = 25 C; CL = 50 pF.
Vis is the input voltage at pins nYn or nZ, whichever is assigned as an input.
Vos is the output voltage at pins nYn or nZ, whichever is assigned as an output.
Symbol
Parameter
Conditions
Min Typ Max Unit
dsin
sine-wave distortion
fi = 1 kHz; RL = 10 k; see Figure 16
Vis = 4.0 V (p-p); VCC = 2.25 V; VEE = 2.25 V
Vis = 8.0 V (p-p); VCC = 4.5 V; VEE = 4.5 V
fi = 10 kHz; RL = 10 k; see Figure 16
Vis = 4.0 V (p-p); VCC = 2.25 V; VEE = 2.25 V
Vis = 8.0 V (p-p); VCC = 4.5 V; VEE = 4.5 V
RL = 600 ; fi = 1 MHz; see Figure 17
VCC = 2.25 V; VEE = 2.25 V
-
-
0.04
0.02
-
-
%
%
-
-
0.12
0.06
-
-
%
%
iso
isolation (OFF-state)
crosstalk
[1]
[1]
-
-
50
50
-
-
dB
dB
VCC = 4.5 V; VEE = 4.5 V
Xtalk
between two switches/multiplexers;
RL = 600 ; fi = 1 MHz; see Figure 18
[1]
[1]
VCC = 2.25 V; VEE = 2.25 V
VCC = 4.5 V; VEE = 4.5 V
-
-
60
60
-
-
dB
dB
Vct
crosstalk voltage
peak-to-peak value; between control and any
switch; RL = 600 ; fi = 1 MHz; E or Sn square
wave between VCC and GND; tr = tf = 6 ns;
see Figure 19
VCC = 4.5 V; VEE = 0 V
VCC = 4.5 V; VEE = 4.5 V
RL = 50 ; see Figure 20
VCC = 2.25 V; VEE = 2.25 V
VCC = 4.5 V; VEE = 4.5 V
-
-
110
220
-
-
mV
mV
f(3dB)
3 dB frequency response
[2]
[2]
-
-
170
180
-
-
MHz
MHz
[1] Adjust input voltage Vis to 0 dBm level (0 dBm = 1 mW into 600 ).
[2] Adjust input voltage Vis to 0 dBm level at Vos for 1 MHz (0 dBm = 1 mW into 50 ).
74HC_HCT4052
All information provided in this document is subject to legal disclaimers.
© NXP B.V. 2012. All rights reserved.
Product data sheet
Rev. 10 — 19 July 2012
17 of 29
NXP [ NXP ]
