欢迎访问ic37.com |
会员登录 免费注册
发布采购

74HC4052D-T 参数 Datasheet PDF下载

74HC4052D-T图片预览
型号: 74HC4052D-T
PDF下载: 下载PDF文件 查看货源
内容描述: 双路4通道模拟多路复用器/多路解复用器 [Dual 4-channel analog multiplexer/demultiplexer]
分类和应用: 解复用器开关复用器或开关信号电路光电二极管
文件页数/大小: 28 页 / 257 K
品牌: NXP [ NXP ]
 浏览型号74HC4052D-T的Datasheet PDF文件第10页浏览型号74HC4052D-T的Datasheet PDF文件第11页浏览型号74HC4052D-T的Datasheet PDF文件第12页浏览型号74HC4052D-T的Datasheet PDF文件第13页浏览型号74HC4052D-T的Datasheet PDF文件第15页浏览型号74HC4052D-T的Datasheet PDF文件第16页浏览型号74HC4052D-T的Datasheet PDF文件第17页浏览型号74HC4052D-T的Datasheet PDF文件第18页  
74HC4052; 74HCT4052  
NXP Semiconductors  
Dual 4-channel analog multiplexer/demultiplexer  
Table 10. Dynamic characteristics for 74HCT4052 …continued  
GND = 0 V; tr = tf = 6 ns; CL = 50 pF; for test circuit see Figure 15.  
Vis is the input voltage at a nYn or nZ terminal, whichever is assigned as an input.  
os is the output voltage at a nYn or nZ terminal, whichever is assigned as an output.  
V
Symbol Parameter Conditions  
Tamb = 40 °C to +125 °C  
Min  
Typ  
Max  
Unit  
[2]  
[3]  
[4]  
tpd  
ton  
toff  
propagation delay Vis to Vos; RL = ∞ Ω; see Figure 13  
VCC = 4.5 V; VEE = 0 V  
-
-
-
-
18  
12  
ns  
ns  
VCC = 4.5 V; VEE = 4.5 V  
turn-on time  
turn-off time  
E, Sn to Vos; RL = 1 kΩ; see Figure 14  
VCC = 4.5 V; VEE = 0 V  
-
-
-
-
105  
72  
ns  
ns  
VCC = 4.5 V; VEE = 4.5 V  
E, Sn to Vos; RL = 1 kΩ; see Figure 14  
VCC = 4.5 V; VEE = 0 V  
-
-
-
-
75  
57  
ns  
ns  
VCC = 4.5 V; VEE = 4.5 V  
[1] All typical values are measured at Tamb = 25 °C.  
[2] tpd is the same as tPHL and tPLH  
.
[3] ton is the same as tPZH and tPZL  
.
[4] toff is the same as tPHZ and tPLZ  
.
[5] CPD is used to determine the dynamic power dissipation (PD in μW).  
PD = CPD × VCC2 × fi × N + Σ{(CL + Csw) × VCC2 × fo} where:  
fi = input frequency in MHz;  
fo = output frequency in MHz;  
N = number of inputs switching;  
Σ{(CL + Csw) × VCC2 × fo} = sum of outputs;  
CL = output load capacitance in pF;  
Csw = switch capacitance in pF;  
VCC = supply voltage in V.  
50 %  
V
input  
is  
t
t
PLH  
PHL  
50 %  
V
os  
output  
001aad555  
Fig 13. Input (Vis) to output (Vos) propagation delays  
74HC_HCT4052  
All information provided in this document is subject to legal disclaimers.  
© NXP B.V. 2011. All rights reserved.  
Product data sheet  
Rev. 8 — 11 May 2011  
14 of 28