NXP Semiconductors
74HC125; 74HCT125
Quad buffer/line driver; 3-state
V
I
negative
pulse
0V
t
W
90 %
V
M
10 %
t
f
t
r
t
r
t
f
90 %
V
M
10 %
t
W
V
M
V
M
V
I
positive
pulse
0V
V
CC
V
CC
G
VI
VO
RL
S1
DUT
RT
CL
open
001aad983
Test data is given in
Definitions test circuit:
R
T
= Termination resistance should be equal to output impedance Z
o
of the pulse generator.
C
L
= Load capacitance including jig and probe capacitance.
R
L
= Load resistance.
S1 = Test selection switch.
Fig 7.
Table 9.
Type
74HC125
Load circuit for switching times
Test data
Input
V
I
V
CC
3V
t
r
, t
f
6 ns
6 ns
Load
C
L
15 pF, 50 pF
15 pF, 50 pF
R
L
1 k
1 k
S1 position
t
PHL
, t
PLH
open
open
t
PZH
, t
PHZ
GND
GND
t
PZL
, t
PLZ
V
CC
V
CC
74HCT125
74HC_HCT125
All information provided in this document is subject to legal disclaimers.
© NXP B.V. 2013. All rights reserved.
Product data sheet
Rev. 4 — 10 January 2013
9 of 17
PHILIPS [ NXP SEMICONDUCTORS ]
