NXP Semiconductors
74HC125; 74HCT125
Quad buffer/line driver; 3-state
4. Functional diagram
2
1
5
4
9
10
12
13
1A
1OE
2A
2OE
1Y
3
2
1
3
2Y
6
1
5
EN1
6
4
3A
3OE
4A
4OE
mna228
3Y
8
9
8
10
4Y
11
12
11
13
nA
nY
nOE
mna229
mna227
Fig 1.
Logic symbol
Fig 2.
IEC logic symbol
Fig 3.
Logic diagram (one buffer)
5. Pinning information
5.1 Pinning
74HC125
74HCT125
1OE
1A
1Y
2OE
2A
2Y
GND
1
2
3
4
5
6
7
aaa-003129
14
VCC
13 4OE
12 4A
11 4Y
10 3OE
9 3A
8 3Y
Fig 4.
Pin configuration DIP14, SO14 and (T)SSOP14
74HC_HCT125
All information provided in this document is subject to legal disclaimers.
© NXP B.V. 2013. All rights reserved.
Product data sheet
Rev. 4 — 10 January 2013
2 of 17