欢迎访问ic37.com |
会员登录 免费注册
发布采购

PE3238 参数 Datasheet PDF下载

PE3238图片预览
型号: PE3238
PDF下载: 下载PDF文件 查看货源
内容描述: 1500兆赫UltraCMOS⑩整数N分频PLL的低相位噪声应用 [1500 MHz UltraCMOS? Integer-N PLL for Low Phase Noise Applications]
分类和应用:
文件页数/大小: 15 页 / 273 K
品牌: PEREGRINE [ PEREGRINE SEMICONDUCTOR CORP. ]
 浏览型号PE3238的Datasheet PDF文件第1页浏览型号PE3238的Datasheet PDF文件第2页浏览型号PE3238的Datasheet PDF文件第3页浏览型号PE3238的Datasheet PDF文件第4页浏览型号PE3238的Datasheet PDF文件第6页浏览型号PE3238的Datasheet PDF文件第7页浏览型号PE3238的Datasheet PDF文件第8页浏览型号PE3238的Datasheet PDF文件第9页  
PE3238
Product Specification
Table 2. Absolute Maximum Ratings
Symbol
V
DD
V
I
I
I
I
O
T
stg
Table 4. ESD Ratings
Units
V
V
mA
Parameter/Conditions
Supply voltage
Voltage on any input
DC into any input
DC into any output
Storage temperature
range
Min
-0.3
-0.3
-10
-10
-65
Max
4.0
V
DD
+ 0.3
+10
+10
150
Symbol
V
ESD
Note 1:
Parameter/Conditions
ESD voltage human body model
(Note 1)
Level
1000
Units
V
Periodically sampled, not 100% tested. Tested per MIL-
STD-883, M3015 C2
Electrostatic Discharge (ESD) Precautions
mA
°C
Table 3. Operating Ratings
Symbol
V
DD
T
A
Parameter/Conditions
Supply voltage
Operating ambient
temperature range
Min
2.85
-40
Max
3.15
85
Units
V
°C
When handling this UltraCMOS™ device, observe
the same precautions that you would use with
other ESD-sensitive devices. Although this device
contains circuitry to protect it from damage due to
ESD, precautions should be taken to avoid
exceeding the specified rating in Table 4.
Latch-Up Avoidance
Unlike conventional CMOS devices, UltraCMOS™
devices are immune to latch-up.
Table 5. DC Characteristics:
V
DD
= 3.0 V, -40° C < T
A
< 85° C, unless otherwise specified
Symbol
I
DD
Parameter
Operational supply current;
Prescaler enabled
Conditions
V
DD
= 2.85 to 3.15 V
Min
Typ
20
Max
35
Units
mA
Digital Inputs: All except f
r
, R
0
, F
in
,
F
in
V
IH
V
IL
I
IH
I
IL
High level input voltage
Low level input voltage
High level input current
Low level input current
V
DD
= 2.85 to 3.15 V
V
DD
= 2.85 to 3.15 V
V
IH
= V
DD
= 3.15 V
V
IL
= 0, V
DD
= 3.15 V
-1
0.7 x V
DD
0.3 x V
DD
+1
V
V
µA
µA
Reference Divider input: f
r
I
IHR
I
ILR
High level input current
Low level input current
V
IH
= V
DD
= 3.15 V
V
IL
= 0, V
DD
= 3.15 V
-100
+100
µA
µA
R0 Input (Pull-up Resistor): R
0
I
IHRO
I
ILRO
High level input current
Low level input current
V
IH
= V
DD
= 3.15 V
V
IL
= 0, V
DD
= 3.15 V
-5
+5
µA
µA
Counter and phase detector outputs: f
c
, f
p
V
OLD
V
OHD
Output voltage LOW
Output voltage HIGH
I
out
= 6 mA
I
out
= -3 mA
V
DD
- 0.4
0.4
V
V
Lock detect outputs: Cext, LD
V
OLC
V
OHC
V
OLLD
Output voltage LOW, Cext
Output voltage HIGH, Cext
Output voltage LOW, LD
I
out
= 0.1 mA
I
out
= -0.1 mA
I
out
= 1 mA
V
DD
- 0.4
0.4
0.4
V
V
V
Document No. 70-0031-03
www.psemi.com
©2003-2005 Peregrine Semiconductor Corp. All rights reserved.
Page 5 of 15