欢迎访问ic37.com |
会员登录 免费注册
发布采购

TDOTG243-R00C 参数 Datasheet PDF下载

TDOTG243-R00C图片预览
型号: TDOTG243-R00C
PDF下载: 下载PDF文件 查看货源
内容描述: [Micro Peripheral IC]
分类和应用:
文件页数/大小: 14 页 / 281 K
品牌: OXFORD [ OXFORD SEMICONDUCTOR ]
 浏览型号TDOTG243-R00C的Datasheet PDF文件第1页浏览型号TDOTG243-R00C的Datasheet PDF文件第3页浏览型号TDOTG243-R00C的Datasheet PDF文件第4页浏览型号TDOTG243-R00C的Datasheet PDF文件第5页浏览型号TDOTG243-R00C的Datasheet PDF文件第6页浏览型号TDOTG243-R00C的Datasheet PDF文件第7页浏览型号TDOTG243-R00C的Datasheet PDF文件第8页浏览型号TDOTG243-R00C的Datasheet PDF文件第9页  
TransDimension
TD243
Product Brief
Embedded RTOS software available for WinCE,
Linux, VxWorks, Nucleus, LynxOS, QNX, pSOS,
PowerTV, SMX, AMX, ThreadX, VRTX, ITRON,
Symbian OS and MS-DOS operating systems
among others
USB device driver software available including
printer, speaker, mass storage, hub, modem,
Ethernet, mouse, keyboard, digital camera, video
camera, cell phone, STB, PDA, etc.
Programmable DMA and IRQ polarities
100 pin LQFP and 84 ball TF-BGA packages
available
Architecture
OSC
1
OSC
2
PLL
PSC
/RESET
/CS
/WR
/RD
DRQ
1
DACK
1
EOT
1
DRQ
0
DACK
0
EOT
0
A
8
:A
2
D
31
:D
0
INT
WAKEUP
/EXVBO
TEST
Test
Controll er
48 MHz
12 MHz
System
Configuration
&
Control
Registers
PSH
USB Peripheral
Controller
Registers
USB
Peripheral
Control
Logic
PSF
+5V (VBus)
Charge Pump
&
VBus Control
CEX
1
CEX
2
VFB
VBUS
VBP
HNP/ SRP
Logic
ID
µP
Interface
Peripheral
SIE
H/F
OTG
Trans -
ceiver
USB
Trans -
ceiver
USB
Trans -
ceiver
RPU
DM
1
DP
1
DM
2
DP
2
DM
3
DP
3
/PO
/OC
Memory
Blocks
USB
Host
Control
Logic
PSH
Host
SIE
&
Root
Hub
USB Hos t
Controller
Registers
Figure 1 – TD243 Architectural Block Diagram
USB/OTG Host logic blocks:
The USB Host Controller Logic, the host Serial Interface Engine (SIE) and the root
hub are responsible for the fully complaint (not reduced) USB host of the TD243 - supporting transfer level user
interface, scheduling/processing transactions, and monitoring/handling port events.
USB/OTG Peripheral logic blocks:
The USB Peripheral Controller Logic, together with the peripheral SIE,
manages all low-level USB peripheral protocols upon which a fully compliant full speed USB peripheral is operated.
Direct Memory Access:
Two DMA channels allow fast data movement between the application and the TD243
with minimum intervention from the microprocessor. Programmed accesses to the TD243 through DMA and those
through memory mapped, programmed I/Os can be interleaved.
Interrupt Handling:
Interrupts from the TD243 to a microprocessor are minimum, as an interrupt is generated only
at the end of a USB transfer (for both host and peripheral), which can have a size of up to 4 Mbytes*. Moreover, an
TransDimension Inc. — Proprietary
2