欢迎访问ic37.com |
会员登录 免费注册
发布采购

OXCB950-TQC60-A 参数 Datasheet PDF下载

OXCB950-TQC60-A图片预览
型号: OXCB950-TQC60-A
PDF下载: 下载PDF文件 查看货源
内容描述: 集成的高性能UART的Cardbus / 3.3V PCI接口 [Integrated High Performance UART Cardbus / 3.3v PCI interface]
分类和应用: PC
文件页数/大小: 67 页 / 598 K
品牌: OXFORD [ OXFORD SEMICONDUCTOR ]
 浏览型号OXCB950-TQC60-A的Datasheet PDF文件第5页浏览型号OXCB950-TQC60-A的Datasheet PDF文件第6页浏览型号OXCB950-TQC60-A的Datasheet PDF文件第7页浏览型号OXCB950-TQC60-A的Datasheet PDF文件第8页浏览型号OXCB950-TQC60-A的Datasheet PDF文件第10页浏览型号OXCB950-TQC60-A的Datasheet PDF文件第11页浏览型号OXCB950-TQC60-A的Datasheet PDF文件第12页浏览型号OXCB950-TQC60-A的Datasheet PDF文件第13页  
OXFORD SEMICONDUCTOR LTD.
OXCB950
UART pins
49
Dir
2
T_O
Name
EXT_DATA_OUT
IrDA_Out
Description
UART serial data output
UART IrDA data output when MCR[6] of the corresponding
channel is set in enhanced mode
UART serial data input
UART IrDA data input when IrDA mode is enabled (see
above)
Active-low modem data-carrier-detect input
Active-low modem data-terminal-ready output. If automated
DTR# flow control is enabled, the DTR# pin is asserted and
deasserted if the receiver FIFO reaches or falls below the
programmed thresholds, respectively.
In RS485 half-duplex mode, the DTR# pin may be
programmed to reflect the state of the the transmitter empty
bit to automatically control the direction of the RS485
transceiver buffer (see register ACR[4:3])
Transmitter 1x clock (baud rate generator output). For
isochronous applications, the 1x (or Nx) transmitter clock
may be asserted on the DTR# pins (see register CKS[5:4])
Active-low modem request-to-send output. If automated
RTS# flow control is enabled, the RTS# pin is deasserted
and reasserted whenever the receiver FIFO reaches or falls
below the programmed thresholds, respectively.
Active-low modem clear-to-send input. If automated CTS#
flow control is enabled, upon deassertion of the CTS# pin,
the transmitter will complete the current character and enter
the idle mode until the CTS# pin is reasserted. Note: flow
control characters are transmitted regardless of the state of
the CTS# pin.
Active-low modem data-set-ready input. If automated DSR#
flow control is enabled, upon deassertion of the DSR# pin,
the transmitter will complete the current character and enter
the idle mode until the DSR# pin is reasserted. Note: flow
control characters are transmitted regardless of the state of
the DSR# pin
External receiver clock for isochronous applications. The
Rx_Clk_In is selected when CKS[1:0] = ‘01’.
Active-low modem Ring-Indicator input
External transmitter clock. This clock can be used by the
transmitter (and indirectly by the receiver) when CKS[6]=’1’.
Crystal oscillator output
Crystal oscillator input (10MHz – 40 MHz) or external clock
pin. Maximum frequency 60MHz
42
T_I
T_I
EXT_DATA_IN
IrDA_In
DCD#
DTR#
44
47
T_I
T_O
T_O
485_En
T_O
48
T_O
Tx_Clk_Out
RTS#
46
T_I
CTS#
45
T_I
DSR#
T_I
43
T_I
T_I
37
36
O
I
Rx_Clk_In
RI#
Tx_Clk_In
XTLO
XTLI
DS-0033 Sep 05
External-Free Release
Page 9