欢迎访问ic37.com |
会员登录 免费注册
发布采购

OXCB950-TQC60A 参数 Datasheet PDF下载

OXCB950-TQC60A图片预览
型号: OXCB950-TQC60A
PDF下载: 下载PDF文件 查看货源
内容描述: [Telecom IC]
分类和应用:
文件页数/大小: 67 页 / 598 K
品牌: OXFORD [ OXFORD SEMICONDUCTOR ]
 浏览型号OXCB950-TQC60A的Datasheet PDF文件第6页浏览型号OXCB950-TQC60A的Datasheet PDF文件第7页浏览型号OXCB950-TQC60A的Datasheet PDF文件第8页浏览型号OXCB950-TQC60A的Datasheet PDF文件第9页浏览型号OXCB950-TQC60A的Datasheet PDF文件第11页浏览型号OXCB950-TQC60A的Datasheet PDF文件第12页浏览型号OXCB950-TQC60A的Datasheet PDF文件第13页浏览型号OXCB950-TQC60A的Datasheet PDF文件第14页  
OXCB950  
OXFORD SEMICONDUCTOR LTD.  
2
Multi-purpose & External  
interrupt pins  
Dir  
Name  
Description  
26  
27  
T_I/O  
MIO[0]  
MIO[1]  
Multi-purpose I/O pins.  
T_I/O  
Can be driven high or low, or be used to invoke  
cardbus/PCI interrupts, and powerdown, wakeup requests.  
EEPROM pins  
28  
29  
31  
O
O
EE_CK  
EE_CS  
EE_DI  
EEPROM clock  
EEPROM active-high Chip Select  
IU  
EEPROM data in (to be connected to the EEPROM DO  
pin).  
When the optional serial EEPROM is connected, this pin  
should be pulled up using an external 1-10k resistor. When  
the EEPROM is not used, this external pull-up is not  
required (internal pull-up is sufficient).  
EEPROM data out. (to be connected to the EEPROM DI  
pin)  
30  
O
EE_DO  
Miscellaneous pins  
34  
33  
ID  
ID  
TEST0  
TEST1  
Test Pin 0. Should be held low at all times.  
Test Pin 1. Should be held low at all times  
3
Power and ground  
14, 63, 89  
7, 21, 56, 71, 81, 91  
38, 39  
V
V
V
VDD3I_CB  
VDD3OP_CB  
VDDIP  
Supplies power to the pre-drive area of the dual mode  
cardbus/pci IO buffers.  
Supplies power to the output drive of the dual mode  
cardbus/pci IO buffers.  
Supplies power to the core-logic and pre-drive area of the  
standard IO buffers.  
41,  
V
VDDO  
Suppiles power to the output drive of standard IO buffers.  
Supplies ground to the pre-drive area of the dual mode  
cardbus/pci IO buffers.  
13, 62, 87  
G
VSSI_CB  
2, 6, 12, 20, 55, 64, 65, 70, 76,  
G
G
G
VSSOP_CB  
VSSIP  
Supplies ground to the output drive of the dual mode  
cardbus/pci IO buffers.  
82, 90, 92, 97  
35  
Supplies gnd to the core-logic and pre-drive area of the  
standard IO buffers.  
40, 50  
VSSO  
Supplies gnd to the output drive of standard IO buffers.  
Table: Pin Descriptions  
Note 1:  
For cardbus applications, the pin z_frame requires a pull-up (4k7) on the board. See PC Card Standard 7.0/7.1, section 5.3.3.3.3  
“pull-up resistor requirements”.  
Note 2: Direction key:  
I
3.3v Input, TTL compatible  
C/P_I  
Cardbus/PCI compatible input  
ID  
3.3v Input with pull-down, TTL compatible  
3.3v Input with pull-up, TTL compatible  
3.3v Output, TTL compatible  
5.0v tolerant TTL output  
C/P_O Cardbus/PCI compatible output  
C/P_I/O Cardbus/PCI compatible bi-directional  
C/P_OD Cardbus/PCI compatible open drain  
IU  
O
T_O  
T_I  
T_I/O  
5.0v tolerant TTL input  
G
V
Ground  
5.0v tolerant TTL Bi-directional  
3.3V power  
DS-0033 Sep 05  
External-Free Release  
Page 10