欢迎访问ic37.com |
会员登录 免费注册
发布采购

SN74LS373N 参数 Datasheet PDF下载

SN74LS373N图片预览
型号: SN74LS373N
PDF下载: 下载PDF文件 查看货源
内容描述: 小功率肖特基 [LOW POWER SCHOTTKY]
分类和应用: 逻辑集成电路光电二极管驱动
文件页数/大小: 8 页 / 158 K
品牌: ONSEMI [ ON SEMICONDUCTOR ]
 浏览型号SN74LS373N的Datasheet PDF文件第1页浏览型号SN74LS373N的Datasheet PDF文件第2页浏览型号SN74LS373N的Datasheet PDF文件第3页浏览型号SN74LS373N的Datasheet PDF文件第5页浏览型号SN74LS373N的Datasheet PDF文件第6页浏览型号SN74LS373N的Datasheet PDF文件第7页浏览型号SN74LS373N的Datasheet PDF文件第8页  
SN74LS373 SN74LS374
AC CHARACTERISTICS
(T
A
= 25°C, V
CC
= 5.0 V)
Limits
LS373
Symbol
f
MAX
t
PLH
t
PHL
t
PLH
t
PHL
t
PZH
t
PZL
t
PHZ
t
PLZ
Parameter
Maximum Clock Frequency
Propagation Delay,
Data to Output
Clock or Enable
to Output
Output Enable Time
Output Disable Time
12
12
20
18
15
25
12
15
18
18
30
30
28
36
20
25
15
19
20
21
12
15
28
28
28
28
20
25
Min
Typ
Max
Min
35
LS374
Typ
50
Max
Unit
MHz
ns
ns
ns
ns
C
L
= 5.0 pF
C
L
= 45 pF
pF,
R
L
= 667
Test Conditions
AC SETUP REQUIREMENTS
(T
A
= 25°C, V
CC
= 5.0 V)
Limits
LS373
Symbol
t
W
t
s
t
h
Clock Pulse Width
Setup Time
Hold Time
Parameter
Min
15
5.0
20
Max
Min
15
20
0
LS374
Max
Unit
ns
ns
ns
DEFINITION OF TERMS
SETUP TIME (t
s
) — is defined as the minimum time
required for the correct logic level to be present at the logic
input prior to LE transition from HIGH-to-LOW in order to
be recognized and transferred to the outputs.
HOLD TIME (t
h
) — is defined as the minimum time
following the LE transition from HIGH-to-LOW that the
logic level must be maintained at the input in order to ensure
continued recognition.
http://onsemi.com
4