74HC374
PIN ASSIGNMENT
LOGIC DIAGRAM
D0
D1
D2
DATA
INPUTS
D3
D4
D5
D6
D7
CLOCK
3
4
7
8
13
14
17
18
11
2
5
6
9
12
15
16
19
Q0
Q1
Q2
Q3
Q4
Q5
Q6
Q7
NONINVERTING
OUTPUTS
OUTPUT
ENABLE
Q0
D0
D1
Q1
Q2
D2
D3
Q3
GND
1
2
3
4
5
6
7
8
9
10
20
19
18
17
16
15
14
13
12
11
V
CC
Q7
D7
D6
Q6
Q5
D5
D4
Q4
CLOCK
FUNCTION TABLE
1
PIN 20 = V
CC
PIN 10 = GND
Inputs
Output
Enable
L
L
L
H
Clock
D
H
L
X
X
Output
Q
H
L
No Change
Z
OUTPUT ENABLE
L,H,
X
X = don’t care
Z = high impedance
ORDERING INFORMATION
Device
74HC374DTR2G
Package
TSSOP−20*
Shipping
†
2500 Tape & Reel
†For information on tape and reel specifications, including part orientation and tape sizes, please refer to our Tape and Reel Packaging
Specifications Brochure, BRD8011/D.
*This package is inherently Pb−Free.
http://onsemi.com
2