欢迎访问ic37.com |
会员登录 免费注册
发布采购

74HC245DTR2G 参数 Datasheet PDF下载

74HC245DTR2G图片预览
型号: 74HC245DTR2G
PDF下载: 下载PDF文件 查看货源
内容描述: 八路三态同相总线收发器 [Octal 3−State Noninverting Bus Transceiver]
分类和应用: 总线驱动器总线收发器逻辑集成电路光电二极管
文件页数/大小: 8 页 / 127 K
品牌: ONSEMI [ ON SEMICONDUCTOR ]
 浏览型号74HC245DTR2G的Datasheet PDF文件第2页浏览型号74HC245DTR2G的Datasheet PDF文件第3页浏览型号74HC245DTR2G的Datasheet PDF文件第4页浏览型号74HC245DTR2G的Datasheet PDF文件第5页浏览型号74HC245DTR2G的Datasheet PDF文件第6页浏览型号74HC245DTR2G的Datasheet PDF文件第7页浏览型号74HC245DTR2G的Datasheet PDF文件第8页  
74HC245
Octal 3−State Noninverting
Bus Transceiver
High−Performance Silicon−Gate CMOS
The 74HC245 is identical in pinout to the LS245. The device inputs
are compatible with standard CMOS outputs; with pull−up resistors,
they are compatible with LSTTL outputs.
The HC245 is a 3−state noninverting transceiver that is used for
2−way asynchronous communication between data buses. The device
has an active−low Output Enable pin, which is used to place the I/O
ports into high−impedance states. The Direction control determines
whether data flows from A to B or from B to A.
Features
http://onsemi.com
MARKING
DIAGRAMS
20
20
1
TSSOP−20
DT SUFFIX
CASE 948E
1
HC
245
ALYW
G
G
Output Drive Capability: 15 LSTTL Loads
Outputs Directly Interface to CMOS, NMOS, and TTL
Operating Voltage Range: 2.0 to 6.0 V
Low Input Current: 1.0
mA
High Noise Immunity Characteristic of CMOS Devices
In Compliance with the Requirements Defined by JEDEC Standard
No. 7A
ESD Performance: HBM
>
2000 V; Machine Model
>
200 V
Chip Complexity: 308 FETs or 77 Equivalent Gates
This is a Pb−Free Device
HC245
A
L
Y
W
G
= Device Code
= Assembly Location
= Wafer Lot
= Year
= Work Week
= Pb−Free Package
(Note: Microdot may be in either location)
ORDERING INFORMATION
See detailed ordering and shipping information in the package
dimensions section on page 2 of this data sheet.
©
Semiconductor Components Industries, LLC, 2007
March, 2007
Rev. 1
1
Publication Order Number:
74HC245/D