欢迎访问ic37.com |
会员登录 免费注册
发布采购

0402ZD105KAT2A 参数 Datasheet PDF下载

0402ZD105KAT2A图片预览
型号: 0402ZD105KAT2A
PDF下载: 下载PDF文件 查看货源
内容描述: 200毫安超低噪音非常低智商,高PSRR ,低压差线性稳压器 [200 mA Ultra-Low Noise Very-Low Iq, High PSRR, LDO Linear Voltage Regulator]
分类和应用: 稳压器
文件页数/大小: 13 页 / 680 K
品牌: ONSEMI [ ON SEMICONDUCTOR ]
 浏览型号0402ZD105KAT2A的Datasheet PDF文件第1页浏览型号0402ZD105KAT2A的Datasheet PDF文件第3页浏览型号0402ZD105KAT2A的Datasheet PDF文件第4页浏览型号0402ZD105KAT2A的Datasheet PDF文件第5页浏览型号0402ZD105KAT2A的Datasheet PDF文件第6页浏览型号0402ZD105KAT2A的Datasheet PDF文件第7页浏览型号0402ZD105KAT2A的Datasheet PDF文件第8页浏览型号0402ZD105KAT2A的Datasheet PDF文件第9页  
NCP729
IN
EN
BANDGAP
REFERENCE
ENABLE
LOGIC
UVLO
THERMAL
SHUTDOWN
MOSFET
DRIVER WITH
CURRENT LIMIT
AUTO LOW
POWER MODE
OUT
ACTIVE
DISCHARGE
EEPROM
GND
EN
Figure 2. Simplified Schematic Block Diagram
Table 1. PIN FUNCTION DESCRIPTION
Pin No.
4−bump CSP
B2
B1
A1
A2
Pin Name
OUT
GND
EN
IN
Description
Regulated output voltage pin. A small 1
mF
ceramic capacitor is needed from this pin to ground
to assure stability.
Power supply ground. Soldered to large copper plane allows for better heat dissipation.
Enable pin. Driving EN over 0.9 V turns on the regulator. Driving EN below 0.4 V puts the regu-
lator into shutdown mode.
Input pin. A small capacitor is needed from this pin to ground to assure stability.
Table 2. ABSOLUTE MAXIMUM RATINGS
Rating
Input Voltage (Note 1)
Output Voltage
Enable Input
Output Short Circuit Duration
Maximum Junction Temperature
Storage Temperature
ESD Capability, Human Body Model (Note 2)
ESD Capability, Machine Model (Note 2)
Symbol
V
IN
V
OUT
V
EN
t
SC
T
J(MAX)
T
STG
ESD
HBM
ESD
MM
Value
−0.3
V to 6 V
−0.3
V to V
IN
+ 0.3 V
−0.3
V to V
IN
+ 0.3 V
125
−55
to 150
2000
200
Unit
V
V
V
s
°C
°C
V
V
Stresses exceeding Maximum Ratings may damage the device. Maximum Ratings are stress ratings only. Functional operation above the
Recommended Operating Conditions is not implied. Extended exposure to stresses above the Recommended Operating Conditions may affect
device reliability.
1. Refer to ELECTRICAL CHARACTERISTIS and APPLICATION INFORMATION for Safe Operating Area.
2. This device series incorporates ESD protection and is tested by the following methods:
ESD Human Body Model tested per AEC−Q100−002 (EIA/JESD22−A114)
ESD Machine Model tested per AEC−Q100−003 (EIA/JESD22−A115)
Latchup Current Maximum Rating tested per JEDEC standard: JESD78.
http://onsemi.com
2