欢迎访问ic37.com |
会员登录 免费注册
发布采购

ML7033 参数 Datasheet PDF下载

ML7033图片预览
型号: ML7033
PDF下载: 下载PDF文件 查看货源
内容描述: 双通道线路卡CODEC [Dual-Channel Line Card CODEC]
分类和应用:
文件页数/大小: 51 页 / 442 K
品牌: OKI [ OKI ELECTRONIC COMPONETS ]
 浏览型号ML7033的Datasheet PDF文件第43页浏览型号ML7033的Datasheet PDF文件第44页浏览型号ML7033的Datasheet PDF文件第45页浏览型号ML7033的Datasheet PDF文件第46页浏览型号ML7033的Datasheet PDF文件第47页浏览型号ML7033的Datasheet PDF文件第49页浏览型号ML7033的Datasheet PDF文件第50页浏览型号ML7033的Datasheet PDF文件第51页  
FEDL7033-02  
ML7033  
1
Semiconductor  
CR18 (Test control)  
B7  
B6  
CH2  
LOOP0  
B5  
CH1  
LOOP1  
B4  
CH1  
LOOP0  
B3  
TEST3  
0
B2  
TEST2  
0
B1  
TEST1  
0
B0  
TEST0  
0
CH2  
LOOP1  
CR18  
default  
B7, B6  
0
0
0
0
… CH2 loop-back test mode select  
(B7, B6):  
(0, 0) = Loop-back OFF  
(0, 1) = Loop-back OFF  
(1, 0) = Channel 2 digital loop-back test. PCM data output on the PCMOUT pin during  
normal operation is internally looped back through the Receive path via the  
PCMIN pin. In digital loop-back test mode, input data on PCMIN pin is ignored,  
but PCM data continues to be output on the PCMOUT pin.  
(1, 1) = Channel 2 analog loop-back test. Analog signals output on the AOUT2P pin (or the  
AOUT2P and AOUT2N pins) are internally looped back to the transmit path  
behind a built-in feedback amplifier located after the AIN2P, AIN2N and GSX2  
pins. In this mode, the AIN2P and AIN2N input pins are ignored. However, analog  
signals continue to be output on the AOUT2P pin (or the AOUT2P and the  
AOUT2N pins).  
A loop-back test is functional only if XSYNC and RSYNC are from the same clock source.  
B5, B4  
… CH1 loop-back test mode select  
(B5, B4):  
(0, 0) = Loop-back OFF  
(0, 1) = Loop-back OFF  
(1, 0) = Channel 1 digital loop-back test. PCM data is output on the PCMOUT pin in  
normal operation is internally looped back through the Receive path via the  
PCMIN pin. In loop-back test mode, input data on PCMIN pin is ignored. However,  
PCM data can be output on the PCMOUT pin.  
(1, 1) = Channel 1 analog loop-back test. Analog signals output on the AOUT1P pin (or  
from the AOUT1P and the AOUT1N pins) are internally looped back to the  
transmit path via a built-in feedback amplifier located after the AIN1P, AIN1N and  
GSX1 pins. In this mode, the AIN1P and AIN1N input pins are ignored. However,  
analog signals can be output from the AOUT1P pin (or from the AOUT1P and the  
AOUT1N pins).  
A loop-back test is functional if XSYNC and RSYNC are from the same clock source.  
B3 to B0  
… LSI test registers for an LSI manufacturer  
The default alternation is prohibited. When a write action is executed for CR18, set all of  
these bits to “0”.  
48/51  
 复制成功!