欢迎访问ic37.com |
会员登录 免费注册
发布采购

ML60851CGA 参数 Datasheet PDF下载

ML60851CGA图片预览
型号: ML60851CGA
PDF下载: 下载PDF文件 查看货源
内容描述: USB设备控制器 [USB Device Controller]
分类和应用: 总线控制器微控制器和处理器外围集成电路时钟
文件页数/大小: 67 页 / 424 K
品牌: OKI [ OKI ELECTRONIC COMPONETS ]
 浏览型号ML60851CGA的Datasheet PDF文件第1页浏览型号ML60851CGA的Datasheet PDF文件第2页浏览型号ML60851CGA的Datasheet PDF文件第3页浏览型号ML60851CGA的Datasheet PDF文件第4页浏览型号ML60851CGA的Datasheet PDF文件第6页浏览型号ML60851CGA的Datasheet PDF文件第7页浏览型号ML60851CGA的Datasheet PDF文件第8页浏览型号ML60851CGA的Datasheet PDF文件第9页  
PEDL60851C-02
1
Semiconductor
ML60851C
INTERNAL REGISTERS
Addresses and Names of Registers
Addresses
Read
Write
A5:A0
A7, A6
A7, A6
00h
01h
02h
03h
00h
01h
02h
03h
00h
01h
02h
03h
04h
08h
09h
0Ah
0Bh
0Ch
0Dh
0Eh
0Fh
10h
11h
12h
13h
14h
15h
16h
17h
1Ah
1Bh
1Ch
1Dh
1Eh
1Fh
01b
01b
01b
01b
11b
11b
11b
11b
11b
11b
11b
11b
11b
11b
11b
11b
11b
11b
11b
11b
11b
11b
11b
11b
11b
11b
11b
11b
11b
11b
11b
11b
01b
01b
01b
01b
01b
01b
01b
01b
01b
REVISION
CLRFIFO
SYSCON
bmRequestType
bRequest
wValueLSB
wValueMSB
wIndexLSB
wIndexMSB
wLengthLSB
wLengthMSB
POLSEL
INTENBL
INTSTAT
DMACON
DMAINTVL
EP0TXFIFO
EP1TXFIFO
EP2TXFIFO
EP3TXFIFO
DVCADR
DVCSTAT
PKTERR
FIFOSTAT1
FIFOSTAT2
PKTRDY
EP0RXCNT
EP1RXCNT
EP2RXCNT
Register
Symbol
EP0RXFIFO
EP1RXFIFO
EP2RXFIFO
Register name
Endpoint 0 Receive FIFO Data
Endpoint 1 Receive FIFO Data
Endpoint 2 Receive FIFO Data
Reserved
Endpoint 0 Transmit FIFO Data
Endpoint 1 Transmit FIFO Data
Endpoint 2 Transmit FIFO Data
Endpoint 3 Transmit FIFO Data
Device Address Register
Device Status Register
Packet Error Register
FIFO Status Register 1
FIFO Status Register 2
Endpoint Packet-Ready Register
Endpoint 0 Receive-Byte Count Register
Endpoint 1 Receive-Byte Count Register
Endpoint 2 Receive-Byte Count Register
Reserved
Revision Register
Transmit FIFO Clear Register
System Control Register
bmRequestType Setup Register
bRequest Setup Register
wValueLSB Setup Register
wValueMSB Setup Register
wIndexLSB Setup Register
wIndexMSB Setup Register
wLengthLSB Setup Register
wLengthMSB Setup Register
Assertion Select Register
Interrupt Enable Register
Interrupt Status Register
DMA Control Register
DMA Interval Register
Reserved
21
21
22
23
23
24
24
24
24
25
25
26
27
28
30
31
9
9
10
10
11
11
13
13
14
15
19
19
20
7
7
8
Page
5/67