NXP Semiconductors
PF4210
14-channel power management integrated circuit (PMIC) for audio/video applications
Name
Bit number
R/W
Default Description
SW1ABOMODE
5
R/W
0x00
Set status of SW1AB when in sleep mode
• 0 = OFF
• 1 = PFM
UNUSED
7:6
—
0x00
unused
Table 45.ꢀRegister SW1ABCONF – ADDR 0x24
Name
Bit number
R/W
Default Description
SW1ABILIM
0
R/W
0x00
SW1AB current limit level selection
• 0 = High-level current limit
• 1 = Low-level current limit
UNUSED
1
R/W
R/W
R/W
R/W
0x00
0x00
0x00
0x00
unused
SW1ABFREQ
SW1ABPHASE
SW1ABDVSSPEED
3:2
5:4
7:6
SW1A/B switching frequency selector. See Table 36.
SW1A/B phase clock selection. See Table 34.
SW1A/B DVS speed selection. See Table 33.
Table 46.ꢀRegister SW1CVOLT – ADDR 0x2E
Name
Bit number
R/W
Default Description
SW1C
5:0
R/W
0x00
Sets the SW1C output voltage during normal operation mode.
See Table 39 for all possible configurations.
UNUSED
7:6
—
0x00
unused
Table 47.ꢀRegister SW1CSTBY – ADDR 0x2F
Name
Bit number
R/W
Default Description
SW1CSTBY
5:0
R/W
0x00
Sets the SW1C output voltage during standby mode. See
Table 39 for all possible configurations.
UNUSED
7:6
—
0x00
unused
Table 48.ꢀRegister SW1COFF – ADDR 0x30
Name
Bit number
R/W
Default Description
SW1COFF
5:0
R/W
0x00
Sets the SW1C output voltage during sleep mode. See
Table 39 for all possible configurations.
UNUSED
7:6
—
0x00
unused
Table 49.ꢀRegister SW1CMODE – ADDR 0x31
Name
Bit number
R/W
Default Description
0x08 Sets the SW1C switching operation mode. See Table 29 for
SW1CMODE
3:0
R/W
all possible configurations.
PF4210
All information provided in this document is subject to legal disclaimers.
© NXP B.V. 2018. All rights reserved.
Data sheet: technical data
Rev. 2.0 — 14 November 2018
44 / 137
NXP [ NXP ]
