欢迎访问ic37.com |
会员登录 免费注册
发布采购

LPC2214FBD144/00 参数 Datasheet PDF下载

LPC2214FBD144/00图片预览
型号: LPC2214FBD144/00
PDF下载: 下载PDF文件 查看货源
内容描述: 16位/ 32位ARM微控制器; 128/256 KB ISP / IAP闪存与10位ADC和外部存储器接口 [16/32-bit ARM microcontrollers; 128/256 kB ISP/IAP flash with 10-bit ADC and external memory interface]
分类和应用: 闪存存储微控制器
文件页数/大小: 45 页 / 197 K
品牌: NXP [ NXP ]
 浏览型号LPC2214FBD144/00的Datasheet PDF文件第16页浏览型号LPC2214FBD144/00的Datasheet PDF文件第17页浏览型号LPC2214FBD144/00的Datasheet PDF文件第18页浏览型号LPC2214FBD144/00的Datasheet PDF文件第19页浏览型号LPC2214FBD144/00的Datasheet PDF文件第21页浏览型号LPC2214FBD144/00的Datasheet PDF文件第22页浏览型号LPC2214FBD144/00的Datasheet PDF文件第23页浏览型号LPC2214FBD144/00的Datasheet PDF文件第24页  
LPC2212/2214  
NXP Semiconductors  
16/32-bit ARM microcontrollers  
Toggle on match.  
Do nothing on match.  
6.14.2 Features available in LPC2212/2214/01 only  
The LPC2212/2214/01 can count external events on one of the capture inputs if the  
external pulse lasts at least one half of the period of the PCLK. In this configuration,  
unused capture lines can be selected as regular timer capture inputs, or used as external  
interrupts.  
Timer can count cycles of either the peripheral clock (PCLK) or an externally supplied  
clock.  
When counting cycles of an externally supplied clock, only one of the timer’s capture  
inputs can be selected as the timer’s clock. The rate of such a clock is limited to  
PCLK / 4. Duration of high/low levels on the selected CAP input cannot be shorter  
than 1 / (2PCLK).  
6.15 Watchdog timer  
The purpose of the Watchdog is to reset the microcontroller within a reasonable amount of  
time if it enters an erroneous state. When enabled, the Watchdog will generate a system  
reset if the user program fails to ‘feed’ (or reload) the Watchdog within a predetermined  
amount of time.  
6.15.1 Features  
Internally resets chip if not periodically reloaded.  
Debug mode.  
Enabled by software but requires a hardware reset or a watchdog reset/interrupt to be  
disabled.  
Incorrect/incomplete feed sequence causes reset/interrupt if enabled.  
Flag to indicate watchdog reset.  
Programmable 32-bit timer with internal prescaler.  
Selectable time period from (Tcy(PCLK) × 256 × 4) to (Tcy(PCLK) × 232 × 4) in multiples of  
T
cy(PCLK) × 4.  
6.16 Real-time clock  
The RTC is designed to provide a set of counters to measure time when normal or idle  
operating mode is selected. The RTC has been designed to use little power, making it  
suitable for battery powered systems where the CPU is not running continuously (Idle  
mode).  
6.16.1 Features  
Measures the passage of time to maintain a calendar and clock.  
Ultra low power design to support battery powered systems.  
LPC2212_2214_4  
© NXP B.V. 2008. All rights reserved.  
Product data sheet  
Rev. 04 — 3 January 2008  
20 of 45  
 复制成功!