NXP Semiconductors
HEF4053B
Triple single-pole double-throw analog switch
5. Functional diagram
E
6
V
DD
16
13 1Y1
S1 11
LOGIC
LEVEL
CONVERSION
DECODER
12 1Y0
14 1Z
1 2Y1
S2 10
LOGIC
LEVEL
CONVERSION
2 2Y0
11
10
9
S1
S2
S3
1Y0
1Y1
1Z
2Y0
2Y1
2Z
3Y0
3Y1
12
15 2Z
13
14
3 3Y1
2
1
15
5
4 3Z
3
4
8
V
SS
7
V
EE
S3 9
LOGIC
LEVEL
CONVERSION
5 3Y0
6
E
3Z
001aae125
001aae124
Fig 1.
Logic symbol
Fig 2.
Functional diagram
nZ
nY1
Sn
LEVEL
CONVERTER
nY0
E
LEVEL
CONVERTER
to other multiplexers/demultiplexers
001aae645
Fig 3.
Logic diagram (one multiplexer/demultiplexer)
HEF4053B
All information provided in this document is subject to legal disclaimers.
© NXP B.V. 2011. All rights reserved.
Product data sheet
Rev. 10 — 17 November 2011
2 of 20