欢迎访问ic37.com |
会员登录 免费注册
发布采购

M25PX64-SOVMF6F 参数 Datasheet PDF下载

M25PX64-SOVMF6F图片预览
型号: M25PX64-SOVMF6F
PDF下载: 下载PDF文件 查看货源
内容描述: 64兆位,双I / O , 4 KB的界别分组擦除,串行闪存与75 MHz的SPI总线接口 [64-Mbit, dual I/O, 4-Kbyte subsector erase, serial flash memory with 75 MHz SPI bus interface]
分类和应用: 闪存
文件页数/大小: 66 页 / 1330 K
品牌: NUMONYX [ NUMONYX B.V ]
 浏览型号M25PX64-SOVMF6F的Datasheet PDF文件第5页浏览型号M25PX64-SOVMF6F的Datasheet PDF文件第6页浏览型号M25PX64-SOVMF6F的Datasheet PDF文件第7页浏览型号M25PX64-SOVMF6F的Datasheet PDF文件第8页浏览型号M25PX64-SOVMF6F的Datasheet PDF文件第10页浏览型号M25PX64-SOVMF6F的Datasheet PDF文件第11页浏览型号M25PX64-SOVMF6F的Datasheet PDF文件第12页浏览型号M25PX64-SOVMF6F的Datasheet PDF文件第13页  
M25PX64
Signal descriptions
2
2.1
Signal descriptions
Serial data output (DQ1)
This output signal is used to transfer data serially out of the device. Data are shifted out on
the falling edge of Serial Clock (C).
During the dual input fast program (DIFP) instruction, pin DQ1 is used as an input. It is
latched on the rising edge of the Serial Clock (C).
2.2
Serial data input (DQ0)
This input signal is used to transfer data serially into the device. It receives instructions,
addresses, and the data to be programmed. Values are latched on the rising edge of Serial
Clock (C).
During the dual output fast read (DOFR) instruction, pin DQ0 is used as an output. Data are
shifted out on the falling edge of the Serial Clock (C).
2.3
Serial Clock (C)
This input signal provides the timing of the serial interface. Instructions, addresses, or data
present at serial data input (DQ0) are latched on the rising edge of Serial Clock (C). Data on
serial data output (DQ1) changes after the falling edge of Serial Clock (C).
2.4
Chip Select (S)
When this input signal is High, the device is deselected and serial data output (DQ1) is at
high impedance. Unless an internal program, erase or write status register cycle is in
progress, the device will be in the standby power mode (this is not the deep power-down
mode). Driving Chip Select (S) Low enables the device, placing it in the active power mode.
After power-up, a falling edge on Chip Select (S) is required prior to the start of any
instruction.
2.5
Hold (HOLD)
The Hold (HOLD) signal is used to pause any serial communications with the device without
deselecting the device.
During the hold condition, the serial data output (DQ1) is high impedance, and serial data
input (DQ0) and Serial Clock (C) are don’t care.
To start the hold condition, the device must be selected, with Chip Select (S) driven Low.
9/66