欢迎访问ic37.com |
会员登录 免费注册
发布采购

M25PX64SOVME6TG 参数 Datasheet PDF下载

M25PX64SOVME6TG图片预览
型号: M25PX64SOVME6TG
PDF下载: 下载PDF文件 查看货源
内容描述: [EEPROM, 8MX8, Serial, CMOS, PDSO8, 8 X 6 MM, ROHS COMPLIANT, VDFPN-8]
分类和应用: 可编程只读存储器电动程控只读存储器电可擦编程只读存储器时钟光电二极管内存集成电路
文件页数/大小: 68 页 / 1429 K
品牌: NUMONYX [ NUMONYX B.V ]
 浏览型号M25PX64SOVME6TG的Datasheet PDF文件第24页浏览型号M25PX64SOVME6TG的Datasheet PDF文件第25页浏览型号M25PX64SOVME6TG的Datasheet PDF文件第26页浏览型号M25PX64SOVME6TG的Datasheet PDF文件第27页浏览型号M25PX64SOVME6TG的Datasheet PDF文件第29页浏览型号M25PX64SOVME6TG的Datasheet PDF文件第30页浏览型号M25PX64SOVME6TG的Datasheet PDF文件第31页浏览型号M25PX64SOVME6TG的Datasheet PDF文件第32页  
Instructions  
M25PX64  
6.1  
Write enable (WREN)  
The write enable (WREN) instruction (Figure 8) sets the write enable latch (WEL) bit.  
The write enable latch (WEL) bit must be set prior to every page program (PP), dual input  
fast program (DIFP), program OTP (POTP), write to lock register (WRLR), subsector erase  
(SSE), sector erase (SE), bulk erase (BE) and write status register (WRSR) instruction.  
The write enable (WREN) instruction is entered by driving Chip Select (S) Low, sending the  
instruction code, and then driving Chip Select (S) High.  
Figure 8. Write enable (WREN) instruction sequence  
S
0
1
2
3
4
5
6
7
C
Instruction  
DQ0  
DQ1  
High Impedance  
AI13731  
28/68