欢迎访问ic37.com |
会员登录 免费注册
发布采购

M25P80-VMP6TG 参数 Datasheet PDF下载

M25P80-VMP6TG图片预览
型号: M25P80-VMP6TG
PDF下载: 下载PDF文件 查看货源
内容描述: 8兆位,低电压,串行闪存与75 MHz的SPI总线接口 [8 Mbit, low voltage, serial Flash memory with 75 MHz SPI bus interface]
分类和应用: 闪存存储内存集成电路时钟
文件页数/大小: 52 页 / 995 K
品牌: NUMONYX [ NUMONYX B.V ]
 浏览型号M25P80-VMP6TG的Datasheet PDF文件第8页浏览型号M25P80-VMP6TG的Datasheet PDF文件第9页浏览型号M25P80-VMP6TG的Datasheet PDF文件第10页浏览型号M25P80-VMP6TG的Datasheet PDF文件第11页浏览型号M25P80-VMP6TG的Datasheet PDF文件第13页浏览型号M25P80-VMP6TG的Datasheet PDF文件第14页浏览型号M25P80-VMP6TG的Datasheet PDF文件第15页浏览型号M25P80-VMP6TG的Datasheet PDF文件第16页  
Operating features  
M25P80  
4
Operating features  
4.1  
Page Programming  
To program one data byte, two instructions are required: Write Enable (WREN), which is one  
byte, and a Page Program (PP) sequence, which consists of four bytes plus data. This is  
followed by the internal Program cycle (of duration t ).  
PP  
To spread this overhead, the Page Program (PP) instruction allows up to 256 bytes to be  
programmed at a time (changing bits from 1 to 0), provided that they lie in consecutive  
addresses on the same page of memory.  
For optimized timings, it is recommended to use the Page Program (PP) instruction to  
program all consecutive targeted bytes in a single sequence versus using several Page  
Program (PP) sequences with each containing only a few bytes (see Page Program (PP),  
and Table 15: AC characteristics (75 MHz operation, Grade 6)).  
4.2  
4.3  
Sector Erase and Bulk Erase  
The Page Program (PP) instruction allows bits to be reset from 1 to 0. Before this can be  
applied, the bytes of memory need to have been erased to all 1s (FFh). This can be  
achieved either a sector at a time, using the Sector Erase (SE) instruction, or throughout the  
entire memory, using the Bulk Erase (BE) instruction. This starts an internal Erase cycle (of  
duration t or t ).  
SE  
BE  
The Erase instruction must be preceded by a Write Enable (WREN) instruction.  
Polling During a Write, Program or Erase Cycle  
A further improvement in the time to Write Status Register (WRSR), Program (PP) or Erase  
(SE or BE) can be achieved by not waiting for the worst case delay (t , t , t , or t ). The  
W
PP SE  
BE  
Write In Progress (WIP) bit is provided in the Status Register so that the application program  
can monitor its value, polling it to establish when the previous Write cycle, Program cycle or  
Erase cycle is complete.  
12/52