MUAC Routing CoProcessor (RCP) Family
Pin Descriptions
PIN DESCRIPTIONS
Note: Signal names that start with a slash (“/”) are active LOW. All signals are 3.3V CMOS level. Never leave inputs floating. The
CAM architecture draws large currents during compare operations, mandating the use of good layout and bypassing techniques. Refer
to the Electrical Characteristics section for more information.
DQ31–0 (Data Bus, Three-state, Common
Input/ Output)
DSC (Data Segment Control, Input)
When DQ bus access to a 64 bit register or memory word
is performed, the DSC input determines whether bits 31–0
(DSC LOW) or bits 63–32 (DSC HIGH) are accessed.
Access to 32 bit registers require that DSC be held LOW.
The DQ31–0 lines convey data to and from the MUAC
RCP. When the /E input is HIGH the DQ31–0 lines are
held in their high-impedance state. The /W input
determines whether data flows to or from the device on the
DQ31–0 lines. The source or destination of the data is
determined by the AC bus, DSC, and the /AV line. During
a Write cycle, data on the DQ31–0 lines is registered by
the falling edge of /E.
AA12–0/AA11–0 (Active Address, Output)
The AA b us conveys the Match address, the Next Free
address, or Random Access address, depending on the
most recent memory cycle. The /OE input enables the AA
bus; when the /OE input is HIGH, the AA bus is in its
high-impedance state; when /OE is LOW the AA bus is
active. In a vertically cascaded system after a Comparison
cycle, Write at Next Free Address cycle or Read/Write at
Highest-Priority match, only the highest-priority device
will enable its AA bus, regardless of the state of the /OE
input. In the event of a mismatch in the Address Database
after a Compare cycle, or after a Write at Next Free
Address cycle into an already full system, the
lowest-priority device will drive the AA bus with all 1s.
The AA bus is latched when /E is LOW, and are free to
change only when /E is HIGH.
AC12–0/AC11–0 (Address/Control Bus,
Input)
When Hardware control is selected, the AC bus conveys
address or control information to the MUAC RCP,
depending on the state of the /AV input. When /AV is
LOW then the AC b us carries an address; when /AV is
HIGH the AC bus carries control information. Data on the
AC bus is registered by the falling edge of /E. When
software control is selected, the state of the AC bus does
not affect the operation of the device.
DQ0
DQ1
DQ2
DQ3
VDD
DQ4
DQ5
81
82
83
84
85
86
50
AA12/NC*
AC11
49
48
47
46
45
AC10
AC9
AC8
VSS
AC7
44
43
42
41
40
39
38
87
88
89
90
DQ6
DQ7
VSS
DQ8
DQ9
DQ10
AC6
AC5
AC4
VDD
AC3
AC2
MUAC RCP
100-Pin TQFP
(Top View)
91
92
93
DQ11
VDD
DQ12
94
95
96
97
98
99
37
36
AC1
AC0
VSS
TDO
TDI
35
34
33
32
31
DQ13
DQ14
TMS
DQ15
VSS
TCLK
100
* NC on MUAC4K64
Figure 3: MUAC RCP Pinout
4
Rev. 4a
MUSIC [ MUSIC SEMICONDUCTORS ]
