欢迎访问ic37.com |
会员登录 免费注册
发布采购

MUAC4K64-90TDI 参数 Datasheet PDF下载

MUAC4K64-90TDI图片预览
型号: MUAC4K64-90TDI
PDF下载: 下载PDF文件 查看货源
内容描述: [Microprocessor Circuit, CMOS, PQFP100, TQFP-100]
分类和应用: 外围集成电路
文件页数/大小: 32 页 / 276 K
品牌: MUSIC [ MUSIC SEMICONDUCTORS ]
 浏览型号MUAC4K64-90TDI的Datasheet PDF文件第13页浏览型号MUAC4K64-90TDI的Datasheet PDF文件第14页浏览型号MUAC4K64-90TDI的Datasheet PDF文件第15页浏览型号MUAC4K64-90TDI的Datasheet PDF文件第16页浏览型号MUAC4K64-90TDI的Datasheet PDF文件第18页浏览型号MUAC4K64-90TDI的Datasheet PDF文件第19页浏览型号MUAC4K64-90TDI的Datasheet PDF文件第20页浏览型号MUAC4K64-90TDI的Datasheet PDF文件第21页  
Control State Overview  
MUAC Routing CoProcessor (RCP) Family  
CONTROL STATE OVERVIEW  
Table 1: Control State Overview  
AC Bus  
/W = LOW  
PA:AA Scope  
/W = HIGH  
PA:AA  
Scope  
Register Read/Write  
(32-bit operations)  
xxx xxx 000 011  
xxx nnn 000 100  
xxx nnn 000 110  
xxx nnn 001 000  
xxx xxx 000 111  
xxx nnn 000 101  
xxx nnn 001 001  
NOP  
n/c  
n/c  
n/c  
n/c  
n/c  
n/c  
n/c  
n/a  
AS  
AS  
AS  
n/a  
AS  
AS  
RD NFA  
RD AR  
n/c  
n/c  
n/c  
n/c  
n/c  
n/c  
n/c  
NFD  
WR AR {MRnnn}  
WR FR {MRnnn}  
WR DS {MRnnn}  
RESERVED  
S
RD FR  
S
RD DS  
S
RD SR  
HPD/S  
WRs CR {MRnnn}  
WRs MRnnn  
RDs CR  
RDs MR nnn  
S
S
Memory Read/Write  
(32-bit operations)  
A(12:0)/ A(11:0) [/AV= LOW] WRs aaa  
aaa  
AS  
RDs aaa  
aaa  
S
xxx nnn 000 000  
xxx nnn 100 110  
xxx nnn 100 111  
xxx nnn 000 010  
xxx nnn 000 001  
WRs [AR] {MRnnn}  
aaa  
AS  
RDs [AR]  
aaa  
S
WRs [AR]+ {MRnnn}  
WRs [AR]- {MRnnn}  
WRs [HPM] {MRnnn}  
WRs [NFA] {MRnnn}  
aaa  
AS  
RDs [AR]+  
RDs [AR]-  
aaa  
S
aaa  
AS  
aaa  
S
HPMA  
NFA  
HPD  
NFD  
RDs [HPM]  
RDs [HPM]; NEXT  
HPMA  
HPMA  
HPD  
HPD  
Data Move  
(64-bit operations)  
xxx nnn 001 100  
xxx nnn 001 101  
xxx nnn 001 110  
MOV [AR],CR {MRnnn}  
aaa  
AS  
MOV CR, [AR] {MRnnn}  
RESERVED  
aaa  
AS  
MOV [NFA],CR {MRnnn} NFA  
MOV [HPM],CR {MRnnn} HPMA  
NFD  
HPD  
n/c  
AS  
MOV CR,[HPM] {MRnnn}  
HPMA  
HPD  
Comparison  
(64-bit operations)  
xxx nnn 011 000  
xxx nnn 011 001  
xxx nnn 011 010  
xxx xxx 011 100  
xxx xxx 011 011  
Validity Bit Control  
xxx xxx 100 000  
xxx xxx 100 001  
xxx xxx 100 010  
xxx xxx 100 011  
Initialization  
CMP CR {MRnnn}  
CMPs DQ {MRnnn}  
CMPWs DQ {MRnnn}  
CMPT DQ  
HPMA  
HPMA  
HPMA  
HPMA  
HPMA  
AS  
RESERVED  
RESERVED  
RESERVED  
RESERVED  
RESERVED  
n/c  
n/c  
n/c  
n/c  
n/c  
n/a  
n/a  
n/a  
n/a  
n/a  
AS  
AS  
HPD  
HPD  
NEXT  
SET V@[AR]  
RST V@[AR]  
RST V@[HPM]  
RST V@AML  
aaa  
AS  
RD V@[AR]  
RESERVED  
RESERVED  
RESERVED  
aaa  
n/c  
n/c  
n/c  
S
aaa  
AS  
n/a  
n/a  
n/a  
HPMA  
HPMA  
HPS  
AS  
xxx xxx 111 100  
xxx xxx 111 101  
xxx xxx 111 111  
Address Register Control  
xxx xxx 100 100  
xxx xxx 100 101  
WR PA  
RST FF  
RST  
n/c  
NFD  
AS  
RESERVED  
RESERVED  
RESERVED  
n/c  
n/c  
n/c  
n/a  
n/a  
n/a  
n/c  
All 1s  
AS  
INC AR  
n/c  
n/c  
AS  
AS  
RESERVED  
RESERVED  
n/c  
n/c  
n/a  
n/a  
DEC AR  
Key: aaa = Random access address  
All 1s = All PA:AA outputs HIGH  
AS = All selected devices  
n/c = No change  
NFA = Next Free address  
NFD = Highest-Priority device with a Free location  
s = Segment (L for DSC LOW, H for DSC HIGH)  
S = Selected device  
HPD = Highest-Priority device  
HPMA = Highest-Priority Match address  
n/a = Not applicable  
The "Scope" of a control state describes which devices respond in a multi-CAM system.  
The "PA:AA" field describes what is output on the PA3–0:AA11–0 bus as a result of the control state.  
/AV is HIGH unless otherwise noted.  
DSC must be LOW if "s" is not indicated.  
Rev. 4a  
17  
 复制成功!