MU9C8338 10/100Mb Ethernet Filter Interface
Timing Diagrams
Table 34: RXD, RX_DV, and RX_ER Timing Data
No.
14
Symbol
Parameter (ns)
Min
10
Max
Notes
tRDVRCLH
tRCCHRDX
Data setup prior to rising RX_CLK edge
Data hold after rising RX_CLK edge
15
10
14
15
RX_CLK
RXD, RX_DV, RX_ER
Control Port Interface
Table 35: Control Port Interface Timing Data
No.
24
25
26
27
28
Symbol
tCHRH
tRLRLCL
tCHRLCL
tCHIH
Parameter (ns)
Min
Max
Notes
SYSCLK HIGH to /RESET HIGH
/RESET LOW to RESET_LC LOW
SYSCLK to RESET_LC LOW
SYSCLK to /INTR HIGH
2*SYSCLK
10
0
4*SYSCLK+10
10
10
10
0
tCHIL
SYSCLK to /INTR LOW
0
VCC
SYSCLK
25
24
/RESET
26
RESET_LC
27
28
/INTR
24
Rev. 1a
MUSIC [ MUSIC SEMICONDUCTORS ]
