WidePort LANCAM® Family
GENERAL DESCRIPTION
The MU9C4485A/L, MU9C2485A/L, and MU9C1485A/L
WidePort LANCAMs are 64-bit wide content-addressable
memories (CAMs), featuring a 32-bit wide interface. This
interface doubles the available I/O bandwidth in many
applications while maintaining the same powerful enhanced
architecture and instruction set as the MU9C2480A/L.
result, a CAM searches large databases for matching data in a
short, constant time period, no matter how many entries are in
the database. The ability to search data words up to 64 bits
wide allows large address spaces to be searched rapidly and
efficiently. A patented architecture links each CAM entry to
associated data and makes this data available for use after a
successful compare operation.
Content-addressable memories, also known as associative
memories, operate in the converse way to random access
memories (RAM). In a RAM, the input to the device is an
address and the output is the data stored at that address. In a
CAM, the input is a data sample and the output is a flag to
indicate a match and the address of the matching data. As a
WhiletheWidePortLANCAMsareoptimizedforLAN network
address filtering, they are also well suited for applications that
require high-speed data searching, such as virtual memories
and cache management, data compression and encryption,
database accelerators, and image processing.
OPERATIONAL OVERVIEW
a compare. Compares may also be initiated by a command to
the device. Associated RAM data is available immediately
after a successful compare operation. The Status register reports
the results of compares including all flags and addresses. Two
mask registers are available and can be used in two different
ways: to mask comparisons or to mask data writes. The random
access validity type allows additional masks to be stored in
the CAM array where they may be retrieved rapidly.
To use the WidePort LANCAM, the user loads the data into
the Comparand register, which is automatically compared to
all valid CAM locations. The device then indicates whether
or not one or more of the valid CAM locations contains data
that match the target data. The status of each CAM location
is determined by two validity bits at each memory location.
The two bits are encoded to render four validity conditions:
Valid, Skip, Empty, and Random Access, as shown in Table 1.
The memory can be partitioned into CAM and associated
RAM segments on 16-bit boundaries, but by using one of the
two available mask registers, the CAM/RAM partitioning can
be set at any arbitrary size between zero and 64 bits.
A simple four-wire control interface and commands loaded
into the Instruction decoder control the device. A powerful
instruction set increases the control flexibility and minimizes
software overhead. Additionally, dedicated pins for match and
multiple-match flags enhance performance when the device is
controlled by a state machine. These and other features make
the WidePort LANCAM a powerful associative memory that
drastically reduces search delays.
The WidePort LANCAM’s internal data path is 64 bits wide
for rapid internal comparison and data movement. A data
translation facility converts between IEEE 802.3 (CSMA/CD
“Ethernet”) and 802.5 (Token Ring) address formats. Vertical
cascading of additional WidePort LANCAMs in a daisy chain
fashion extends the CAM memory depth for large databases.
Cascading requires no external logic. Loading data to the
Control, Comparand, and mask registers automatically triggers
NC
/FF
/MI
GND
GND
D Q9
61
62
63
40
39
38
37
36
35
34
33
32
31
Skip Bit
Empty Bit
Entry Type
Valid
/MF
D Q10
D Q11
NC
64
65
66
67
68
69
/MM
GND
GND
/R ESET
VCC
VCC
/E
0
0
1
1
0
1
0
1
VCC
VCC
Empty
Skip
TES T2
NC
80-Pin TQFP
(Top View )
(Top View)
80-P IN TQFP
70
GND
GND
71
72
30
29
RAM
/W
VCC
D Q12
D Q13
GND
73
74
75
76
77
78
79
80
28
27
26
25
Table 1: Entry Types vs. Validity Bits
VCC
TES T1
NC
GND
D Q14
D Q15
D Q31
D Q30
GND
24
23
22
21
/W
/CM
LOW
HIGH
LOW
HIGH
Cycle Type
D Q16
NC
LOW
LOW
HIGH
HIGH
Command Write Cycle
Data Write Cycle
Command Read Cycle
Data Read Cycle
GND
Table 2: I/O Cycles
Pinout Diagram
Rev. 2
2
MUSIC [ MUSIC SEMICONDUCTORS ]
