LANCAM A/L series (not recommended for new designs)
Operational Characteristics
Table 2: Input/Output Operations
Cycle Type
/E /C
M
/
W
I/O Status SPS SPD TC Operation
O
Notes
Cmd Write
L
L
L
IN
IN
IN
IN
IN
IN
IN
Load Instruction decoder
1
2,3
3
3
3
3
3
3
3
3
Load Address register
Load Control register
Load Page Address register
Load Segment Control register
Load Device Select register
Deselected
3
10
Cmd Read
L
L
H
OUT
OUT
3
3
Read Next Free Address register
Read Address register
3
3
OUT
OUT
OUT
OUT
OUT
OUT
OUT
HIGH-Z
Read Status Register bits 15–0
Read Status Register bits 31–16
Read Control register
Read Page Address register
Read Segment Control register
Read Device Select register
Read Current Persistent Source or Destination
Deselected
4
5
3
3
3
3
3,11
10
3
3
3
3
3
Data Write
L
H
L
IN
IN
IN
IN
IN
IN
IN
3
3
3
3
3
3
Load Comparand register
Load Mask Register 1
Load Mask Register 2
Write Memory Array at address
Write Memory Array at Next Free address
Write Memory Array at Highest-Priority match
Deselected
6,9
7,9
7,9
7,9
7,9
7,9
10
Data Read
L
H
X
H
X
OUT
OUT
OUT
OUT
OUT
3
3
3
3
3
Read Comparand register
Read Mask Register 1
Read Mask Register 2
Read Memory Array at address
Read Memory Array at Highest-Priority match
Deselected
6, 9
8, 9
8, 9
8, 9
7, 8
10
HIGH-Z
H
HIGH-Z
Deselected
Notes:
1.
2.
Default Command Write cycle destination (does not require a TCO instruction).
Default Command Write cycle destination (no TCO instruction required) if Address Field flag was set in bit 11 of the instruction loaded in the
previous cycle.
3.
Loaded or read on the Command Write or Read cycle immediately following a TCO instruction. Active for one Command Write or Read cycle only.
NFA register can not be loaded this way.
4.
5.
Default Command Read cycle source (does not require a TCO instruction).
Default Command Read cycle source (does not require a TCO instruction) if the previous cycle was a Command Read of Status Register Bits 15–0.
If next cycle is not a Command Read cycle, any subsequent Command Read cycle accesses the Status Register Bits 15–0.
Default persistent source and destination on power-up and after Reset. If other resources were sources or destinations, SPD CR or SPS CR restores
the Comparand register as the destination or source.
6.
7.
8.
9.
Selected by executing a Select Persistent Destination instruction.
Selected by executing a Select Persistent Source instruction.
Access may require multiple 16-bit Read or Write cycles. The Segment Control register controls the selection of the desired 16-bit segment(s) by
establishing the Segment counters’ start and end limits and count values.
10. Device is deselected if Device Select register setting does not equal Page Address register setting, unless the Device Select Register is set to
FFFFH, which allows only write access to the device. (Writes to the Device Select register are always active.) Device may also be deselected under
locked daisy chain conditions as shown in Table 4.
11. A Command Read cycle after a TCO PS or TCO PD reads back the Instruction decoder bits that were last set to select a persistent source or
destination. The TCO PS instruction also reads back the Device ID.
10
Rev. 1
MUSIC [ MUSIC SEMICONDUCTORS ]
